



## Team Nova

16.05.2020

---

Mohamed Ahmed Helmy El-Sayed	43-9565
Ramez Mohamed Ibrahim Elmasry	43-10324
Omar Abdelhamid Ismaeil Youssef Altobgy	43-12268
Fakhreldin Hussein Soliman Taraby	43-11215
George Nicola	43-1355

## Overview

We implemented our architecture with specific features that help in drawing out the best performance possible according to our project proposal choices. Our architecture is implemented with reference to Harvard architecture where we can access both data and instruction memories simultaneously. The size of both data and instruction memories is  $1024 \times 16$ -bit. The total number of registers used is 16 registers, where all of them are general-purpose registers except that there is the zero register (\$0) is used as an offset in Load word and Store word instructions. We implemented the instruction set 2. In order to implement instruction set 2, we had to create a new instruction format that suits our architecture implementation approach. Each Instruction size is 16 bits, and according to the type of the instruction, it goes through the datapath differently. The following table shows the different types of instructions and how we divide the instructions according to its type:

Instruction Format

### R-Type

Opcode 4-bits	rs 4-bits	rt 4-bits	rd 4-bits
------------------	--------------	--------------	--------------

### I-Type (And/Add immediate)

Opcode 4-bits	rs/rd 4-bits	Immediate 8-bits
------------------	-----------------	---------------------

### Branch (Branch on equal/less than)

Opcode 4-bits	rs 4-bits	rt 4-bits	Immediate 4-bits
------------------	--------------	--------------	---------------------

### Load Word

Opcode 4-bits	rs (Dest) 4-bits	Address 8-bits
------------------	------------------------	-------------------

### Store Word

Opcode 4-bits	rs (Src) 4-bits	Address 8-bits
------------------	-----------------------	-------------------



### Shift (Shift Left/Right)



Opcode 4-bits	rs 4-bits	Shamt 4-bits	rd 4-bits
------------------	--------------	-----------------	--------------



Finally, for our code structure. The code contains two packages (`Components` & `Stages`).

Our output is something like the following after loading a certain set of instructions









The screenshot shows the IntelliJ IDEA IDE with a Java project named 'CAprojDeluxe'. The main editor window displays the output of a simulation, likely for a MIPS-like processor. The output is organized into stages of execution:

- Execute stage:**
  - zero flag -> 1
  - branch address -> 0000000001101110
  - ALU result/address -> 0000000000000000
  - register value to write to memory -> 0000000000000000
  - Control signals ->
    - MemRead: false
    - MemWrite: false
    - Branch: false
    - MemToReg: false
    - RegWrite: true
    - Jump: false
- Memory stage:**
  - (Lw \$1, 0) in Memory stage:
  - ALU result -> 0000000000000000
  - Memory word read -> 000000000001111
  - Control signals ->
    - MemToReg: true
    - RegWrite: true
- WB stage:**
  - (Addi \$0, 5) in WB stage:
  - write data -> 000000000000101
- Registers:**
  - [5, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
  - >>No data memory changes.

The bottom status bar indicates that all files are up-to-date (2 minutes ago) and the system clock is 12:16 PM on 5/16/2020.

The screenshot shows the IntelliJ IDEA IDE interface. The top menu bar includes File, Edit, View, Navigate, Code, Analyze, Refactor, Build, Run, Tools, VCS, Window, and Help. The title bar indicates the project is 'CAprojDeluxe' and the file being edited is 'Computer.java'. The left sidebar shows the Project view with 'src' and 'Computer' folders, and the Run view with 'Computer.java'. The main editor area displays the following text:

```
<><><><><><><><><><><><><><><><><><><><>
After clock-cycle #6

(Beq $0, $10, 7) in Fetch Stage:

Next PC: 0000000000001100
Instruction: 1010100010100111

(Sw $9, 0) in Decode stage:

ReadData1 -> 0000000000000000
ReadData2 -> 0000000000000000
offsetReg -> 0000000000000101
Sign Extend -> 0000000000000000
Next PC -> 0000000000001100
Control signals ->
RegDst: false
Branch: false
MemRead: false
MemToReg: false
ALUOp: 0010
MemWrite: true
ALUSrc: true
RegWrite: false
Shift: false
MemUse: true
Jump: false

(Or $5, $6, $7) in Execute stage:

zero flag -> 1
```

The bottom status bar shows 'All files are up-to-date (2 minutes ago)', 'Run', 'TODO', 'Terminal', 'Event Log', '395:1 CRLF UTF-8 4 spaces', and the system clock '12:16 PM 5/16/2020'.



