

128 X 8-BIT STATIC RANDOM ACCESS MEMORY

The MCM6810 is a byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bidirectional Three-State Data Input/Qutput
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time ≈ 450 ns MCM6810

360 ns - MCM68A10

250 ns - MCM68B10


ORDERING INFORMATION

Speed	Device	Temperature Range
1.0 MHz	MC6810P, L	0 to 70°C
	MC6810CP, CL	-40 to +85°C
MIL-STD-883B	MC6810BJCS	-55 to +125°C
MIL-STD-883C	MC6810CJCS	
1.5 MHz	MC68A10P, L	0 to +70°C
	MC68A10CP, CL	-40 to +85°C
2.0 MHz	MC68B10P, L	0 to +70°C


MCM6810 MCM68A10 1.5 MHz MCM68B10 2.0 MHz

MOS

(N.CHANNEL, SILICON-GATE)
128 X 8-BIT STATIC
RANDOM ACCESS
MEMORY



PIN ASSIC	NMENT	
1 Gnd 0	V _{CC} □ 24	
2 🗖 👓	A0 23	
3 🗖 🛛 1	A1 22	
4 E D2	A2 21	
5 🗖 03	A3 20	
6 D D4	A4 19	
7 c D5	A5 18	
8 🗖 🗅 6	A6 17	
9 🗖 🗅 7	A/W □ 16	
10 E CS0	C\$5 🗖 15	
11 CS1	CS4 14	
12 E CS2	CS3 🗖 13	



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	Vdc
Input Voltage	V _{in}	-0.3 to +7.0	Vdc
Operating Temperature Range	ТА	T _L to T _H 0 to 70 -40 to 85 -55 to 125	°c
Storage Temperature Range	T _{stg}	-65 to +150	°C
Thermal Resistance	θJA	82.5	°C/W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.


ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V \pm 5%, V_{SS} = 0, T_A = T_L to T_H unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Input Current (A _n , R/W, CS _n , $\overline{\text{CS}}_n$) (V _{in} $^{\circ}$ 0 to 5.25 V)	lin	_	_	2.5	μAdc
Output High Voltage (I _{OH} = -205 μA)	∨он	2.4		~	Vdc
Output Low Voltage (IOL = 1.6 mA)	VOL		-	0.4	Vdc
Output Leakage Current (Three-State) (CS = 0.8 V or CS = 2.0 V, V _{out} = 0.4 V to 2.4 V)	^I TSI		-	10	μAdc
Supply Current 1.0 MHz $\{V_{CC} = 5.25 \text{ V. all other pins grounded}\}$ 1.5, 2.0 MHz	¹cc	-		80 100	mAdc
Input Capacitance $(A_n, R/\overline{W}, CS_n, \overline{CS}_n)$ $(V_{in} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	Cin	-	-	7.5	pF
Output Capacitance (D _n) (V _{Out} = 0, T _A = 25 ^o C, f = 1.0 MHz, CSØ = 0)	Cout	-		12.5	ρF

RECOMMENDED DC OPERATING CONDITIONS


Parameter	Symbol	Min	Nom	Max	Unit
Input High Voltage	VIH	2.0		5.25	Vdc
Input Low Voltage	VIL	-0.3	-	0.8	Vdc

BLOCK DIAGRAM



AC TEST CONDITIONS

Condition	Value
Input Pulse Levels	0.8 V to 2.0 V
Input Rise and Fall Times	20 ns
Output Load	See Figure 1




AC OPERATING CONDITIONS AND CHARACTERISTICS

READ CYCLE (VCC = 5.0 V ±5%, VSS = 0, TA = TL to TH unless otherwise noted.)

Characteristic	Symbo)	MCM6810		MCM68A10		MCM68B10		
		Min	Max	Min	Ma×	Min	Max	Unit
Read Cycle Time	t _{cyc} (R)	450	-	360		250	_	ns
Access Time	tacc	1 -	450	-	360	1	250	ns
Address Setup Time	tAS	20	-	20		20		ns
Address Hold Time	^t AH	0		0		0		ns
Data Delay Time (Read)	[†] DDR	T	230	-	220	=	180	ns
Read to Select Delay Time	tRCS	0	T = -	0		0		ns
Data Hold from Address	tDHA	10		10		10		ns
Output Hold Time	tн	10	T -	10		10		ns
Data Hold from Read	tDHR	10	80	10	60	10	60	กร
Read Hold from Chip Select	t _{BH}	0	T -	0	_	0	T -	ns

READ CYCLE TIMING




Note: CS and CS can be enabled for consecutive read cycles provided R/W remains at V_{IH}.

WRITE CYCLE (V_{CC} = 5.0 V ±5%, V_{SS} = 0, T_A = T_L to T_H unless otherwise noted.)

Characteristic		MCM6810		MCM68A10		MCM68B10		
	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	tcyc(W)	450		360	-	250	_	ns
Address Setup Time	†AS	20	-	20		20	-	ns
Address Hold Time	t _A H	0	_	0	-	0	-	ns
Chip Select Pulse Width	tcs	300		250		210	-	ns
Write to Chip Select Delay Time	twcs	0	-	0	-	0		ns
Data Setup Time (Write)	†DSW	190		80		60	-	ns
Input Hold Time	tH	10		10		10		ns
Write Hold Time from Chip Select	twh	0						

WRITE CYCLE TIMING



Note CS and CS can be enabled for consecutive write cycles provided R/W is strobed to V_{IH} before or coincident with the Address change, and remains high for time t_{AS}

PACKAGE DIMENSIONS

