

Advance Information

MC68701 MICROCOMPUTER UNIT (MCU)

The MC68701 is an 8-bit single chip microcomputer unit (MCU) which significantly enhances the capabilities of the M6800 family of parts. It can be used in production systems to allow for easy firmware changes with minimum delay or it can be used to emulate the MC6801/03 for software development. It includes an upgraded M6800 microprocessor unit (MPU) with upward source and object code compatibility. Execution times of key instructions have been improved and several new instructions have been added including an unsigned multiply. The MCU can function as a monolithic microcomputer or can be expanded to a 64K byte address space. It is TTL compatible and requires one +5 volt power supply for nonprogramming operation. An additional Vpp power supply is needed for EPROM programming. On-chip resources include 2048 bytes of EPROM, 128 bytes of RAM, Serial Communications Interface (SCI), parallel I/O, and a three function Programmable Timer. A summary of MCU features includes:

- Enhanced MC6800 Instruction Set
- 8×8 Multiply Instruction
- Serial Communications Interface (SCI)
- Upward Source and Object Code Compatibility with the MC6800
- 16-Bit Three-Function Programmable Timer
- Single-Chip or Expanded Operation to 64K Byte Address Space
- Bus Compatibility with the M6800 Family
- 2048 Bytes of UV Erasable, User Programmable ROM (EPROM)
- 128 Bytes of RAM (64 Bytes Retainable on Powerdown)
- 29 Parallel I/O and Two Handshake Control Lines
- Internal Clock Generator with Divide-by-Four Output
- 40 to 85°C Temperature Range

MOS

(N-CHANNEL, SILICON-GATE, **DEPLETION LOAD)**

MICROCOMPUTER WITH EPROM



PIN ASSIGNMENT Vss**t**i: 40 ∐ E XTAL1 39 I SC1 EXTAL 2013 38 SC2 NMI D 37 **b** P30 IRQ1 II 5 36 P31 RESET/Vpp 6 35 D P32 Vcc1 34 D P33 P20**11**8 33 P34 P21 6 9 32 D P35 P22 10 31 P36 30 **b** P37 P23 11 P24 12 29 P40 P10 13 28 TP41 27 P42 P11 114 P12 16 26 P43 25 P44 P73016 P14[17 24 🛘 P45 P15 18 23DP46 P16 119 22 P47 P17 1 20 21 D Vcc

GENERIC INFORMATION

Package Type	Frequency (MHz)	Temperature	Generic Number
Ceramic	1.0	0°C to 70°C	MC68701L
L Suffix	1.0	-40°C to 85°C	MC68701CL
	1.25	0°C to 70°C	MC68701L-1
	1.25	-40°C to 85°C	MC68701,CL-1
	1.5	0°C to 70°C	MC68A701L
	2.0	0°C to 70°C	MC68B701L

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Mode P30 ----P21 P32 🚤 ► P22 P33 🔫 🕣 ► P23 P34 -4 -> Port 3 P35 ---P36 - > P37 SC2**≪** P41-P42-4-4 P43 ---> Port 4 P45-----PII 946 F12 ₩P13 Port 1 ₩ P14 **-**P15 **►**P16 **Voc Standb**

MC68701 MICROCOMPUTER BLOCK DIAGRAM

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to $+7.0$	٧
Operating Temperature Range MC68701 MC68701C	TA	T _L to T _H 0 to 70 - 40 to 85	°C
Storage Temperature Range	T _{stg}	0 to 85	ъС

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Rating	
Thermal Resistance		50	°C /M	
Ceramic Package	AL	90	-6/44	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq t V_{in}$ or $V_{out} t \leq V_{CC}$. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{J} A) \tag{1}$$

Where:

TA = Ambient Temperature, °C

θ_{JA} ■Package Thermal Resistance, Junction-to-Ambient, °C/W

PD=PINT+PPORT

 $P_{INT} = I_{CC} \times V_{CC}$, Watts — Chip Internal Power

PPORT Port Power Dissipation, Watts - User Determined

For most applications Pport Pport and can be neglected. Pport may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273 \, ^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = P_D \bullet (T_A + 273^{\circ}C) + \theta J_A \bullet P_D^2$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

CONTROL TIMING (V_{CC} = 5.0 V \pm 5%, V_{SS} = 0, T_A = 0 to 70°C)

Characteristic	Symbol	MC68701		MC68701-1		MC68A701		MC68B701		11
O M COM DIC	- Janes	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Frequency of Operation	† _o	0.5	1.0	0.5	1.25	0.5	1.5	0.5	2.0	MHz
Crystal Frequency	fXTAL	2.0	4.0	2.0	5.0	2.0	6.0	2.0	8.0	MHz
External Oscillator Frequency	4f _O	2.0	4.0	2.0	5.0	2.0	6.0	2.0	8.0	MHz
Crystal Oscillator Start Up Time	¹ rc	_	100		100	_	100		100	ms
Processor Control Setup Time	†PCS	200		. 170		140	***	110		ns

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5.0 Vdc \pm 5%, V_{SS}=0, T_A=T_L to T_H, unless otherwise noted)

				MC68701			MC68701	- -	1	
Characteristic		Symbol	Min	Тур	Max	Min	Тур	Max	Unit	
Input High Voltage	RESET		VSS+4.0		VCC	VSS+4.0	-	Vcc		
4.4	Other Inputs*	V ₁ H	VSS+2.0		VCC	VSS+2.2	-	VCC	٧	
Input Low Voltage	RESET		VSS-0.3	_	Vss+0.4	V _{SS} -0.3	Ī _	Vss+0.4		
	Other Inputs*	VIL	VSS-0.3			VSS-0.3	-	VSS+0.8	٧	
Input Current, See Note	Port 4				0.6	_		10		
$(V_{in} = 0 \text{ to } 2.4 \text{ V})$	SCI	tim		-	1.0	-	-	1.6	mΑ	
Input Current							<u> </u>			
(V _{in} =0 to 5.25 V)	NMI, IROT	[†] in	-	1.5	2.5	<u> </u>	1.5	5	μA	
Input Current			Y				<u> </u>	·	 	
$(V_{in} = 0 \text{ to } 0.4 \text{ V})$	RESET/Vpp	lin	-	-2.0		-	- 2.0	-	mA	
$(V_{in} = 4.0 \text{ V to } V_{CC})$			-		8.0			8.0		
Hi-Z (Off State) Input Current										
$(V_{in} = 0.5 \text{ to } 2.4 \text{ V})$	Ports 1, 2, and 3	ITSI	-	2	10	_	2	20	μA	
Output High Voltage								Į.		
$(l_{Load} = -65 \mu\text{A}, V_{CC} = Min)$	Port 4, SC1, SC2	∨он	V\$\$+2.4		-	VSS + 2.4	-	-	٧	
(ILoad = - 100 AA, VCC = Min)	Other Outputs		V\$\$ + 2.4	_		VSS + 2.4			l	
Output Low Voltage										
ILoad = 2.0 mA, VCC = Min)	All Outputs	VOr_	-	-	V _{SS} +0.5		****	VSS+0.6	٧	
Darlington Drive Current										
$(V_0 = 1.5 V)$	Port 1	IOH	1.0	2.5	10.0	1.0	2.5	10.0	mA	
Internal Power Dissipation		l _								
(Measured at TA = TL in Steady		PINT	-	***	1500			1500	m₩	
Input Capacitance	Port 3,	_	Ì							
$(V_{in} = 0, T_A = 25 ^{\circ}C, f_0 = 1 \text{ MHz})$	Port 4, SCI	Cin			12.5	_	-	12.5	₽F	
VI Contain	Other Inputs				10.0			10.0		
V _{CC} Standby	Powerdown	Vsaa	4.0	-	5.25	4.0		5.25		
Ci. II. O	Powerup	VSB	4.75		5.25	4.75	-	5.25	٧	
Standby Current	Powerdown	ISBB			6.0			8.0	mA	
Programming Time Per Byte (TA=		tpp	25		50	25		50	ms	
Programming Voltage (T _A = 25°C)		Vpp	20.0	21.0	22.0	20.0	21.0	22.0	٧	
Programming Current										
(VHESET = Vpp, TA = 25°C)	4	lpp	<u> </u>	30	50	-	30	50	mΑ	


^{*}Except mode programming levels; see Figure 15.

NOTE: $\overline{\text{RESET}}/\text{Vpp}$ I $_{\text{In}}$ differs from MC6801 and MC6803 values,

PERIPHERAL PORT TIMING (Refer to Figures 3-6)


Characteristics	Symbol	MC68701		MC68701-1		MC68A701		MC68B701		Unit
G12) QUIDI IOUGO	Skundi	Min	Mex	Min	Mex	Min	Mex	Min	Max	unit
Peripheral Data Setup Time	tPDSU	200	_	200	_	150		100		ns
Peripheral Data Hold Time	^t PDH	200	-	200	_	150		100	-,	nş
Delay Time, Enable Positive Transition to OS3 Negative Transition	¹OSD1	+	350	***	350	_	300	_	250	n\$
Delay Time, Enable Positive Transition to OS3 Positive Transition	†OSD2	_	350		350		300	_	250	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	(PWD		350	-	350		300	_	250	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	[†] CMOS	_	2.0	-	2.0		2.0	une	2.0	μS
Input Strobe Pulse Width	tpWis	200	-	200	_	150		100		ris.
Input Data Hold Time	ЦН	50	1 -	50	_	40		30		ns
Input Data Setup Time	tis	20	_	20	T-1	20		20		ns

FIGURE 1 - DATA SETUP AND HOLD TIMES (MPU READ)



* Port 3 Non-Latched Operation (LATCHE ENABLE = 0)


FIGURE 2 - DATA SETUP AND HOLD TIMES (MPU WRITE)



NOTES:


- 1. 10 k Pullup resistor required for Port 2 to reach 0.7 V_{CC} 2. Not applicable to P21
- 3. Fort 4 cannot be pulled above VCC

FIGURE 3 - PORT 3 OUTPUT STROBE TIMING (SINGLE-CHIP MODE)



*Access matches Output Strobe Select (OSS = 0, a read; OSS = 1, a write)

FIGURE 4 - PORT 3 LATCH TIMING (SINGLE-CHIP MODE)



NOTE: Timing measurements are referenced to a low voltage of 0.8 volts and a high voltage of 2.0 volts unless otherwise noted.

FIGURE 5 - CMOS LOAD





FIGURE 6 - TIMING TEST LOAD PORTS 1, 2, 3, 4




C = 90 pF for P30-P37, P40-P47, E, SC1, SC2 = 30 pF for P10-P17, P20-P24 R = 37 k**Q** for P40-P47, SC1, SC2, = 24 k Ω for P10-P17, P20-P24, P30-P37, E

BUS TIMING (See Notes 2 and 3)

Ident	Characteristic	Symbol	MCE	8701	MC68	701-1	MC68A701		MC688701		Unit
Number	Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Uni
1	Cycle Time	†cyc	1.0	2.0	0.8	2.0		2.0	0.5	2.0	μs
2	Pulse Width, E Low	PWEL	430	1000	360	1000	300	1000	210	1000	ns
3	Pulse Width, E High	PWEH	450	1000	360	1000	300	1000	220	1000	ns
4	Clock Rise and Fall Time	1 _f , t _f	_	25	_	25		25	-	20	ns
9	Address Hold Time	t _A H	20		20	-	20	***	10		กร
12	Non-Muxed Address Valid Time to E*	tAV	200		150		115	-	70		กร
17	Read Data Setup Time	tDSR	80	***	70	-	60	_	40	****	ns
18	Read Data Hold Time	1DHR	10	-	10		10		10	_	ns
19	Write Data Delay Time	VDDV	-	225		200		170	-	120	ns
21	Write Data Hold Time	WHQ!	20		20		20		10	_	กร
22	Multiplexed Address Valid Time to E Rise*	MVAJ	200	***	150		115		80	-	ns
24	Multiplexed Address Valid Time to AS Fall*	†ASL	60		50		40		20	_	ns
25	Multiplexed Address Hold time	TAHL	20		20		20	_	10	_	ns
26	Delay Time, E to AS Rise*	'ASD	90**		70**		60**	-	45**		ns
27	Pulse Width, AS High*	PWASH	220	,	170		140		110	_	ns
28	Delay Time, AS to E Rise*	TASED	90	_	70		60		45	_	กร
29	Usable Access Time*	TACC	595		465	_	380	_	270		กร

^{**}tASD parameters listed assume external TTL clock drive with 50% ±5% duty cycle. Devices driven by an external TTL clock with 50% ±1% duty cycle or which use a crystal have the following tASD specification: 100 nanoseconds minimum (1.0 MHz devices), 80 nanoseconds minimum (1.25 MHz devices), 65 nanoseconds minimum (1.5 MHz devices), 50 nanoseconds minimum (2.0 MHz devices).



- 1. Voltage levels shown are $V_L \le 0.6 \text{ V}$, $V_H \ge 2.4 \text{ V}$, unless otherwise specified. 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by 12+3-17+4.
- 4. Memory devices should be enabled only during E high to avoid port 3 bus contention.

INTRODUCTION

The MC68701 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a Data Register and a write-only Data Direction Register. The Data Direction Register is used to define whether corresponding bits in the Data Register are configured as an input (clear) or output (set).

The term "port," by itself, refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port Data Direction Register and the programmer has direct access to the port pins using the port Data Register. Port pins are labled as Pij where i identifies one of four ports and j indicates the particular bit.

The Microprocessor Unit (MPU) is an enhanced MC6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the

MC6800. The programming model is depicted in Figure 8 where Accumulator D is a concatenation of Accumulators A and B. A list of new operations added to the M6900 instruction set are shown in Table 1.

The basic difference between the MC6801 and the MC68701 is that the MC6801 has an onboard ROM while the MC68701 has an onboard EPROM. The MC68701 is pin and code compatible with the MC6801 and can be used to emulate the MC6801, allowing easy software development using the onboard EPROM. Software developed using the MC68701 can then be masked into the MC6801 ROM.

In order to support the onboard EPROM, the MC68701 differs from the MC6801 as follows:

- (1) Mode 0 in the MC6801 is a test mode only, while in the MC68701 Mode 0 is also used to program the onboard EPROM and has interrupt vectors at \$BFF0-\$BFFF rather than \$FFF0-\$FFFF.
- (2) The MC68701 RAM/EPROM Control Register has two bits used to control the EPROM in Mode 0 that are not defined in the MC6801 RAM Control Register.
- (3) The RESET/Vpp pin in the MC68701 is dual purpose, used to supply EPROM power as well as to reset the device; while in the MC6801 the pin is called RESET and is used only to reset the device.




FIGURE 8 - MC68701/6801/6803 PROGRAMMING MODEL

TABLE 1 - NEW INSTRUCTIONS

Instruction	Description
ABX	Unsigned addition of Accumulator B to Index Register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLO or LSLD	Shifts the double accumulator left (towards MSB) one bit, the LSB is cleared and the MSB is shifted into the C-bit
внѕ	Branch if Higher or Same, unsigned conditional branch (same as BCC)
BLO	Branch if Lower, Unsigned conditional branch (same as BCS)
BRN	Branch Never
JSR	Additional addressing mode: direct
LDD	Loads double accumulator from memory
LSL	Shifts memory or accumulator left (towards MSB) one bit; the LSB is cleared and the MSB is shifted into the C-bit (same as ASL)
LSRD	Shifts the double accumulator right (towards LSB) one bit; the MSB is cleared and the LSB is shifted into the C-bit
MUL	Unsigned multiply, multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the Index Register to stack
PULX	Pulls the Index Register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction

OPERATING MODES

The MCU provides eight different operating modes which are selectable by hardware programming and referred to as Mode 0 through Mode 7. The operating mode controls the memory map, configuration of Port 3, Port 4, SC1, SC2, and the physical location of interrupt vectors.

FUNDAMENTAL MODES

The eight MCU modes can be grouped into three fundamental modes which refer to the type of bus it supports: Single Chip, Expanded Non-Multiplexed, and Expanded Multiplexed. Modes 4 and 7 are single chip modes. Mode 5 is the expanded non-multiplexed mode, and the remaining modes are expanded multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

Single-Chip Modes (4, 7)

In the Single-Chip Mode, the four MCU ports are configured as parallel input/output data ports, as shown in Figure 9. The MCU functions as a monolithic microcomputer in these two modes without external address or data buses. A maximum of 29 I/O lines and two Port 3 control lines are provided. Peripherals or another MCU can be interfaced to Port 3 in a loosely coupled dual processor configuration, as shown in Figure 10.

In Single-Chip Test Mode (4), the RAM responds to \$XX80 through \$XXFF and the EPROM is removed from the internal address map. A test program must first be loaded into the RAM using modes 0, 1, 2, or 6. If the MCU is reset and then programmed into Mode 4, execution will begin at \$XXFE:XXFF. Mode 5 can be irreversibly entered from Mode 4 without asserting RESET by setting bit 5 of the Port 2 Data Register. This mode is used primarily to test Ports 3 and 4 in the Single-Chip and Non-Multiplexed Modes.

TABLE 2 - SUMMARY OF MC68701 OPERATING MODES

Common to all Modes:

Reserved Register Area

Port 1

Port 2

Programmable Timer

Serial Communications Interface

Single Chip Mode 7

128 bytes of RAM; 2048 bytes of EPROM

Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel I/O port SC1 is Input Strobe 3 (IS3)

SC2 is Output Strobe 3 (OS3)

Expanded Non-Multiplexed Mode 5

128 bytes of RAM; 2048 bytes of EPROM

256 bytes of external memory space

Port 3 is an 8-bit data bus

Port 4 is an input port/address bus

SC1 is input/Output Select (IOS)

SC2 is Read/Write (R/W)

Expanded Multiplexed Modes 1, 2, 3, 6

Four memory space options (64K address space):

- (1) No internal RAM or EPROM (Mode 3)
- (2) Internal RAM, no EPROM (Mode 2)
- (3) Internal RAM and EPROM (Mode 1)
- (4) Internal RAM, EPROM with partial address bus (Mode 6)

Port 3 is a multiplexed address/data bus

Port 4 is an address bus (inputs/address in Mode 6)

SC1 is Address Strobe (AS)

SC2 is Read/Write (R/W)

Test Mode 4

- (1) May be changed to Mode 5 without going through Reset
- (2) May be used to test Ports 3 and 4 as I/O ports

Expanded Multiplexed Mode 0

- (1) Internal RAM and EPROM
- (2) External interrupt vectors located at \$BFF0-\$BFFF
- (3) Used to program EPROM

FIGURE 9 - SINGLE-CHIP MODE

FIGURE 10 - SINGLE-CHIP DUAL PROCESSOR CONFIGURATION





FIGURE 11 - EXPANDED NON-MULTIPLEXED CONFIGURATION



Expanded Non-Multiplexed Mode (5)

A modest amount of external memory space is provided in the Expanded Non-Multiplexed Mode while significant onchip resources are retained. Port 3 functions as an 8-bit bidirectional data bus and Port 4 is configured initially as an input data port. Any combination of the eight leastsignificant address lines may be obtained by writing to the Port 4 Data Direction Register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors are intended to pull the Port 4 lines high until the port is configured

Figure 11 illustrates a typical system configuration in the Expanded Non-Multiplexed Mode. The MCU interfaces directly with M6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. TOS provides an address decode of external memory (\$100-\$1FF) and can be used as a memory page select or chip select line.

Expanded-Multiplexed Modes (0, 1, 2, 3, 6)

in the Expanded-Multiplexed Modes, the MCU has the ability to access a 64K byte memory space. Port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of Address Strobe (AS), and data valid while E is high. In Modes 0 to 3, Port 4 provides address lines A8 to A15. In Mode 6, however, Port 4 is initially configured at RESET as an input data port. The Port 4 Data Direction Register can then be changed to provide any combination of address lines, A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remaining Port 4 lines as input data lines, Internal pullup resistors pull the Port 4 lines high until software configures the port.

Figure 12 depicts a typical configuration for the Expanded-Multiplexed Modes. Address Strobe can be used to control a transparent D-type latch to capture addresses A0 to A7, as shown in Figure 13. This allows Port 3 to function as a Data Bus when E is high.

In Mode 0, the internal and external data buses are connected; there must therefore be no memory map overlap in order to avoid potential bus conflicts. Mode 0 is used to program the onboard EPROM. All interrupt vectors are external in this mode and are located at \$BFFO-\$BFFF.

PROGRAMMING THE MODE

The operating mode is determined at RESET by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the Port 2 Data Register as shown below, and programming levels and timing must be met as shown in Figure 14. A brief outline of the operating modes is shown in Table 3.

PORT 2 DATA REGISTER											
	7	6	5	4	3	2	1	0			
	PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003		

Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 15 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

MEMORY MAPS

The MCU can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 16. The first 32 locations of each map are reserved for the MCU internal registers as shown in Table 4, with exceptions as indicated.

TABLE 3 - MODE SELECTION SUMMARY

Mode	P22 PC2	P21 PC1	P20 PC0	EPROM	RAM	Interrupt Vectors	Bus Mode	Operating Mode
7	н	н	н	1	1		1	Single Chip
6	Н	H	L	ı	ŧ	ţ	MUX(5, 6)	Multiplexed/Partial Decode
5	н	Ļ	н	I	1	i	NMUX ^(5, 6)	Non-Multiplexed. Partial Decode
4	н	L	L	J(2)	j(1)	İ	ı	Single Chip Test
3	L	н	Н	E	E	E	MUX ⁽⁴⁾	Multiplexed/No RAM or EPROM
2	L	Н	Ĺ	E		E	MUX ⁽⁴⁾	Multiplexed/RAM
1	L	L	H	1	1	E	MUX ⁽⁴⁾	Multiplexed/RAM and EPROM
0	Ł	1	L	1	ı	(3)	MUX ⁽⁴⁾	Multiplexed/Programming

Legend

— Internal

E -- External

MUX — Multiplexed

NMUX - Non-Multiplexed

L — Logic "O'

H - Logic "1"

Notes

- (1) Internal RAM is addressed at \$XX80
- (2) Internal EPROM is disabled
- (3) Interrupt vectors located at \$BFF0-\$BFFF
- (4) Addresses associated with Ports 3 and 4 are considered external in Modes 0.
- (5) Addresses associated with Port 3 are considered external in Modes 5 and 6.
- (6) Port 4 default is user data input; address output is optional by writing to Port 4 **Data Direction Register**




FIGURE 12 - EXPANDED MULTIPLEXED CONFIGURATION

NOTE: To avoid data bus (Port 3) contention in the expanded multiplexed modes, memory devices should be enabled only during E high time.





FIGURE 13 — TYPICAL LATCH ARRANGEMENT


FIGURE 14 - MODE PROGRAMMING TIMING



MODE PROGRAMMING (Refer to Figure 14)

Characteristic	Symbol	Min	Тур	Max	Unit
Mode Programming Input Voltage Low	VMPL		T - T	1,8	V
Mode Programming Input Voltage High	VMPH	4.0	[V
Mode Programming Diode Differential	VMPDD	0.6	1 - 1	_	V
RESET Low Pulse Width	PWRSTL	3.0	T 1	. Names	E-Cycles
Mode Programming Set-Up Time	t _{MP\$}	2.0	T - 1		E-Cycles
Mode Programming Hold Time					
RESET Rise Time≥ 1 µs	[†] MPH	0	1 - 1	-	ns
RESET Rise Time < 1 µs	i	100	1 - 1		1


FIGURE 15 - TYPICAL MODE PROGRAMMING CIRCUIT




Notes:

- 1. Mode 0 as shown (switches closed)
- 2. R1 = 10k ohms (typical).
- 3. The RESET time constant is equal to RC where R is the equivalent parallel resistance of R2 and the number of resistors (R1) placed in the circuit by closed mode control switches.
- 4. D=1N914, 1N4001 (typical).

- 4. D= 1N914, 1N4001 (typical).
 5. If V = V_{CC}, then R2 = 50 ohms (typical) to meet V_{IH} for the RESET/VPP pin. V = V_{CC} is also compatible with MC6801. The RESET time constant in this case is approximately R2°C.
 6. Switch S1 allows selection of normal (RESET) or programming (VPP) as the input to the RESET/VPP pin. During switching, the input level is held at a value determined by a diode (D), resistor (R2) and input voltage (V).
 7. While S1 is in the "Program" position, RESET should not be asserted.
 8. From powerup, RESET must be held low for at least t_{RC}. The capacitor, C, is shown for conceptual purposes only and is on the order of 1000 µF for the circuit shown. Typically, a buffer with an RC input will be used to drive RESET, eliminating the need for the larger capacitor. the need for the larger capacitor.
- 9. Diode V_I should not exceed VMPDD min.








FIGURE 16 - MC68701 MEMORY MAPS (CONCLUDED)

TABLE 4 - INTERNAL REGISTER AREA

Register	Address	
Port 1 Data Direction Register * * * Port 2 Data Direction Register * * * Port 1 Data Register Port 2 Data Register	00 01 02 03	Outpoin input Input Port
Port 3 Data Direction Register*** Port 4 Data Direction Register*** Port 3 Data Register Port 4 Data Register	04* 05** 06* 07**	Rate Trans Recei Trans
Timer Control and Status Register Counter (High Byte) Counter (Low Byte) Output Compare Register (High Byte)	08 09 0A 0B	RAM. Reser

Register	Address
Output Compare Register (Low Byte)	OG.
Input Capture Register (High Byte)	OD
Input Capture Register (Low Byte)	0E
Port 3 Control and Status Register	OF*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM/EPROM Control Register Reserved	14 15-1F

- *External addresses in Modes 0, 1, 2, 3, 5, 6; cannot be accessed in Mode 5 (No \overline{IOS}) *External addresses in Modes 0, 1, 2, 3
- ***1 = output, 0 = Input
 ***1 = Output, 0 = Input

MC68701 INTERRUPTS

The MCU supports two types of interrupt requests: maskable and non-maskable. A Non-Maskable Interrupt (NMI) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the Condition Code Register's I-bit and by individual enable bits. The I-bit controls all maskable interrupts. Of the maskable interrupts, there are two types: IRQ1 and IRQ2. The Programmable Timer and Serial Communications Interface use an internal IRQ2 interrupt line. External devices tand ISQ1 use IRQ1. An IRQ1 interrupt is serviced before IRQ2 if both are pending.

All IRO2 interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order and each is vectored to a separate location. All MCU interrupt vector locations are shown in Table 5.

TABLE 5 - MCU INTERRUPT VECTOR LOCATIONS

Mo	de O	Mode	es 1-7	
MSB	LSB	MSB	LSB	Interrupt
BFFE	BFFF	FFFE	FFFF	RESET
BFFC	BFFD	FFFC	FFFD	NMI)
BFFA	BFFB	FFFA	FFF8	Software Interrupt (SWI)
BFF8	BFF9	FFF8	FFF9	IRQT (or IS3)
8FF6	BFF7	FFF6	FFF7	ICF (Input Capture) *
BFF4	8FF5	FFF4	FFF5	OCF (Output Compare) *
BFF2	BFF3	FFF2	FFF3	TOF (Timer Overflow) *
BFFO	BFF1	FFFQ	FFF1	SCIIRDRF+ORFE+TDRE)

^{*}IRQ2 Interrupt

The Interrupt flowchart is depicted in Figure 17 and is common to every MCU interrupt excluding reset. During interrupt servicing the Program Counter, Index Register, A Accumulator, B Accumulator, and Condition Code Register are pushed to the stack. The I-bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the Program Counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 18 and 19.

FUNCTIONAL PIN DESCRIPTIONS

VCC AND VSS

VCC and VSS provide power to a large portion of the MCU. The power supply should provide ± 5 volts ($\pm 5\%$) to VCC, and VSS should be tied to ground. Total power dissipation (including VCC Standby), will not exceed PD milliwatts.

VCC STANDBY

VCC Standby provides power to the standby portion (\$80 through \$BF) of the RAM and the STBY PWR and RAME bits of the RAM Control Register. Voltage requirements depend on whether the MCU is in a powerup or powerdown state. In the powerup state, the power supply should provide +5 volts (±5%) and must reach VSB volts before RESET reaches 4.0 volts. During powerdown, VCC Standby must remain above VSBB (min) to sustain the standby RAM and STBY PWR bit. While in powerdown operation, the standby current will not exceed ISBB.

It is typical to power both VCC and VCC Standby from the same source during normal operation. A diode must be used between them to prevent supplying power to VCC during powerdown operation. VCC Standby should be tied to ground in Mode 3.

XTAL1 AND EXTAL2

These two input pins interface either a crystal or TTL compatible clock to the MCU internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz Color Burst TV crystals. A 20 pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternatively, EXTAL2 may be driven by an external TTL compatible clock at $4f_{\rm O}$ with a duty cycle of 50% ($\pm5\%$) with XTAL1 connected to ground.

The internal oscillator is designed to interface with an AT-cut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fxTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time.** The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 20.

RESET/Vpp

This input is used to reset the MCU internal state and provide an orderly startup procedure. During powerup, RESET must be held below 0.4 volts: (1) at least tRC after VCC reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until VCC Standby reaches VSB volts. RESET must be held low at least three E-cycles if asserted during powerup operation.

This pin is also used to supply Vpp in Mode 0 for programming the EPROM, and supplies operating power to the EPROM during powerup operation.

E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divide-by-four result of the MCU input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

NMI (NON-MASKABLE INTERRUPT)


An $\overline{\text{NM}}$ negative edge requests an MCU interrupt sequence, but the current instruction will be completed before it responds to the request. The MCU will then begin an interrupt sequence. Finally, a vector is fetched from \$FFFC and \$FFFD (or \$BFFC and \$3FFD in Mode 0), transferred to the Program Counter and instruction execution is resumed. $\overline{\text{NM}}$ typically requires a 3.3 k Ω (nominal) resistor to V_{CC}. There is no internal $\overline{\text{NM}}$ pullup resistor. $\overline{\text{NM}}$ must be held low for at least one E-cycle to be recognized under all conditions.

IRQ1 (MASKABLE INTERRUPT REQUEST 1)

IRQ1 is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the inter-

Devices made with masks subsequent to T7A and CB4 incorporate an advanced clock with improved startup characterities.

FIGURE 17 - INTERRUPT FLOWCHART









FIGURE 19 - RESET TIMING



rupt mask bit (I-bit) in the Condition Code Register is clear, the MCU will begin an interrupt sequence. A vector is fetched from \$FFF8 and \$FFF9 (or \$BFF8 and \$BFF9 in Mode 0), transferred to the Program Counter, and instruction execution is resumed.

 $\overline{\text{IRO1}}$ typically requires an external 3.3 k0 (nominal) resistor to VCC for wire-OR applications. $\overline{\text{IRO1}}$ has no internal pullup resistor.

SC1 AND SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.


SC1 and SC2 In Single Chip Mode

In Single Chip Mode, SC1 and SC2 are configured as an input and output, respectively, and both function as Port 3 control lines. SC1 functions as $\overline{1S3}$ and can be used to indicate that Port 3 input data is ready or output data has been accepted. Three options associated with $\overline{1S3}$ are controlled by the Port 3 Control and Status Register and are discussed in the Port 3 description. If unused, $\overline{1S3}$ can remain unconnected.

SC2 is configured as $\overline{\text{OS3}}$ and can be used to strobe output data or acknowledge input data. It is controlled by Output Strobe Select (OSS) in the Port 3 Control and Status Register. The strobe is generated by a read (OSS=0) or write (OSS=1) to the Port 3 Data Register. $\overline{\text{OS3}}$ timing is shown in Figure 5.

FIGURE 20 - MC68701 OSCILLATOR CHARACTERISTICS

(a) Nominal Recommended Crystal Parameters



CL = 20 pF (typical)

	-	<u> TE</u>		
TTL-compati	ble	oscillators	may	be

obtained from:


Motorola Component Products
Attn: Data Clock Sales
2553 N. Edginton St.
Franklin Park, IL 60131

Tel: 312-451-1000 Telex: 433-0067


MC68701 Nominal Crystal Parameters

-		3.58 MHz	4.00 MHz	5.0 MHz	6.0 MHz	8.0 MHz
***************************************	RS	60 Ω	50 Ω	30-50 Ω	30-50 🛭	20-40 Ω
Ì	CO	3.5 pF	6.5 pF	4.6 pF	4-6 pF	4.6 pF
1	Ç1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF	0.01-0.02 pF
l	Q.	>40 k	>30 k	> 20 k	> 20 k	> 20 k

*Note: These are representative AT-cut crystal parameters only. Crystals of other types of cuts may also be used.



(b) Oscillator Stabilization Time (tpc)



SC1 And SC2 In Expanded Non-Multiplexed Mode

In the Expanded Non-Multiplexed Mode, both SC1 and SC2 are configured as outputs. SC1 functions as Input/Output Select (IOS) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

SC1 And SC2 in Expanded Multiplexed Mode

In the Expanded Multiplexed Modes, both SC1 and SC2 are configured as outputs. SC1 functions as Address Strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by Address Strobe captures address on the negative edge, as shown in Figure 15.

SC2 is configured as Read/Write and is used to control the direction of data bus transfers. An MPU read is enabled when Read/Write and E are high.

P10-P17 (PORT 1)

Port 1 is a mode independent 8-bit I/O port with each line an input or output as defined by the Port 1 Data Direction Register. The TTL compatible three-state output buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port by RESET. Unused lines can remain unconnected.

P20-P24 (PORT 2)

Port 2 is a mode-independent, 5-bit, multipurpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The Port 2 lines can be selectively configured as data output lines by setting the appropriate bits in the Port 2 Data Direction Register. The Port 2 Data Register is used to move data through the port. However, if P21 is configured as an output, it will be tied to the timer Output Compare function and cannot be used to provide output from the Port 2 Data Register.

Port 2 can also be used to provide an interface for the Serial Communications Interface and the timer Input Edge function. These configurations are described in the appropriate SCI and Timer sections of this publication.

The Port 2 high-impedance, TTL compatible output buffers are capable of driving one Schottky TTL load and 30 pF or CMOS devices using external pullup resistors.

PORT 2 DATA REGISTER

7	6	5	4	3	2	1	0	
PC2	PC1	PC0	P24	P23	P22	P21	P20	\$0003

P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

Port 3 In Single-Chip Mode

Port 3 is an 8-bit I/O port in the Single-Chip Mode, with each line configured by the Port 3 Data Direction Register. There are also two lines, IS3 and OS3, which can be used to control Port 3 data transfers.

Three Port 3 options are controlled by the Port 3 Control and Status Register and are available only in Single-Chip Mode: (1) Port 3 input data can be latched using IS3 as a control signal, (2) OS3 can be generated by either an MPU read or write to the Port 3 Data Register, and (3) an IRQ1 interrupt can be enabled by an IS3 negative edge. Port 3 latch timing is shown in Figure 4.

PORT 3 CONTROL AND STATUS REGISTER

/	6	5	4	3	_2	1	. 0	
I\$3 Flag	IS3 IRQ1 Enable	X	oss	Latch Enable	x	×	×	\$000F

Bit 0-2 Not used. Bit 3 LATCH ENABLE. This bit controls the input latch for Port 3. If set, input data is latched by an IS3 negative edge. The latch is transparent after a read of Port 3 Data Register. LATCH ENABLE is cleared during reset. Bit 4

OSS (Output Strobe Select). This bit determines whether OS3 will be generated by a read or write of the Port 3 Data Register. When clear, the strobe is generated by a read; when set, it is generated by a write. OSS is cleared during reset.

Bit 5 Not used. Bit 6 IS3 IRQ1 ENABLE. When set, an IRQ1

Bit 7

interrupt will be enabled whenever IS3 FLAG is set; when clear, the interrupt is inhibited. This bit is cleared during

reset

IS3 FLAG. This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the Port 3 Control and Status Register (with IS3 FLAG set) followed by a read or write to the Port 3 Data Register or during reset.

Port 3 In Expanded Non-Multiplexed Mode

Port 3 is configured as a bidirectional data bus (D7-D0) in the Expanded Non-Multiplexed Mode. The direction of data transfers is controlled by Read/Write (SC2). Data is clocked by E (Enable).

Port 3 In Expanded Multiplexed Mode

Port 3 is configured as a time multiplexed address (A0-A7) and data bus (D7-D0) in the Expanded Multiplexed Modes where Address Strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high impedance state between valid address and data to prevent potentional bus conflicts.

P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF and is the only port with internal pullup resistors. Unused lines can remain unconnected.

Port 4 In Single Chip Mode

In Single Chip Mode, Port 4 functions as an 8-bit I/O port with each line configured by the Port 4 Data Direction Register. Internal pullup resistors allow the port to directly interface with CMOS at 5 volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

Port 4 In Expanded Non-Multiplexed Mode

Port 4 is configured during reset as an 8-bit input port, where the Port 4 Data Direction Register can be written to provide any or all of eight address lines A0 to A7. Internal pullup resistors pull the lines high until the Port 4 Data Direction Register is configured.

Port 4 In Expanded Multiplexed Mode

In all Expanded Multiplexed modes except Mode 6, Port 4 functions as half of the address bus and provides A8 to A15. In Mode 6, the port is configured during reset as an 8-bit parallel input port, where the Port 4 Data Direction Register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the Port 4 Data Direction Register is configured, where bit 0 controls A8.

RESIDENT MEMORY

The MC68701 has 128 bytes of onboard RAM and 2048 bytes of onboard UV erasable EPROM. This memory is controlled by four bits in the RAM/EPROM Control Register.

One half of the RAM is powered through the VCC standby pin and is maintainable during VCC powerdown. This standby portion of the RAM consists of 64 bytes located from \$80 through \$BF.

Power must be supplied to VCC standby if the internal RAM is to be used, regardless of whether standby power operation is anticipated. In Mode 3, VCC standby should be tied to ground.

The RAM is controlled by the RAM/EPROM Control Register.

RAM/EPROM CONTROL REGISTER (\$14)

The RAM/EPROM Control Register includes four bits: STBY PWR, RAME, PPC, and PLC. Two of these bits, STBY PWR and RAME, are used to control RAM access and determine the adequacy of the standby power source during power-down operation. It is intended that RAME be cleared and STBY PWR be set as part of a power-down procedure. RAME and STBY PWR are Read/Write bits.

The remaining two bits, PLC and PPC, control the operation of the EPROM. PLC and PPC are readable in all modes but can be changed only in Mode 0. The PLC bit can be written without restriction in Mode 0, but operation of the PPC bit is controlled by the state of PLC.

Associated with the EPROM are an 8-bit data latch and a 16-bit address latch. The data latch is enabled at all times, latching each data byte written to the EPROM. The address latch is controlled by the PLC bit.

A description of the RAM/EPROM Control Register follows.

MC68701 RAM/EPROM CONTROL REGISTER

7	6	5	4	3	2	1	0	
STBY	RAME	Х	Х	Х	Х	PPC	PLC	\$14

Bit 0

PLC. Programming Latch Control. This bit controls (a) a latch which captures the EPROM address to be programmed and (b) whether the PPC bit can be cleared. The latch is triggered by an MPU write to a location in the EPROM. This bit is set during reset and can be cleared only in Mode 0. The PLC bit is defined as follows:

PLC=0 EPROM address latch enabled; EPROM address is latched during MPU writes to the EPROM.

PLC=1 FPROM address latch is transparent.

Bit 1

PPC. Programming Power Control. This bit gates power from the RESET/Vpp pin to the EPROM programming circuit. PPC is set during reset and whenever the PLC bit is set. It can be cleared only if (a) operating in Mode 0, and (b) if PLC has been previously cleared. The PPC bit is defined as follows:

PPC = 0 EPROM programming power (Vpp) applied.

PPC=1 EPROM programming power (Vpp) is not applied.

Bit 2-5 Bit 6 RAME Unused.

RAM Enable. This Read/Write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive edge of reset. If RAME is clear, any access to a RAM address is external. If RAME is set and not in Mode 3, the RAM is included in the internal map.

Bit 7 STBY PWR

Standby Power. This bit is a read/ write status bit which, when once set, remains set as long as VCC standby remains above VSBB (minimum). As long as this bit is set following a period of standby operation, the standby power supply has adequately preserved the data in the standby RAM. If this bit is cleared during a period of standby operation, it indicates that VCC standby had fallen to a level sufficiently below VSBB (minimum) to suspect that data in the standby RAM is not valid. This bit can be set only by software and is not affected during reset.

Note that if PPC and PLC are set, they cannot be simultaneously cleared with a single MPU write. The PLC bit must be cleared prior to attempting to clear PPC. If both PPC and PLC are clear, setting PLC will also set PPC. In addition,

it is assumed that Vpp is applied to the RESET/Vpp pin whenever PPC is clear. If this is not the case, the result is undefined.

ERASING THE MC68701 EPROM

Ultraviolet erasure will clear all bits of the EPROM to the "0" state. Note that this erased state differs from that of some other widely used EPROMs (such as the MCM68708) where the erased state is a "1". The MC68701 EPROM is programmed by erasing it to "0's" and entering "1's" into the desired bit locations.

The MC68701 EPROM can be erased by exposure to high intensity ultraviolet light with a wave length of 2537A for a minimum of 30 minutes. The recommended integrated dose (UV intensity X exposure time) is 15 Ws/cm. The lamps should be used without shortwave filters and the MC68701 should be positioned about one inch away from the UV tubes.

The MC68701 transparent lid should always be covered after erasing. This protects both the EPROM and light-sensitive nodes from accidental exposure to ultraviolet light.

PROGRAMMING THE MC68701 EPROM

When the MC68701 is released from Reset in Mode 0, a vector is fetched from location \$BFFE:BFFF. This provides a method for an external program to obtain control of the microcomputer with access to every location in the EPROM.

To program the EPROM, it is necessary to operate the MC68701 in Mode 0 under the control of a program resident in external memory which can facilitate loading and programming of the EPROM. After the pattern has been loaded into external memory, the EPROM can be programmed as follows:

- Apply programming power (Vpp) to the RESET/Vpp pin.
- Clear the PLC control bit and set the PPC bit by writing \$FE to the RAM/EPROM Control Register.
- c. Write data to the next EPROM location to be programmed. Triggered by an MPU write to the EPROM, internal latches capture both the EPROM address and the data byte.
- d. Clear the PPC bit for programming time, t_{pp}, by writing \$FC to the RAM/EPROM Control Register and waiting for time, t_{pp}. This step getes the programming power (Vpp) from the RESET/Vpp pin to the EPROM which programs the location.
- Repeat steps b through d for each byte to be programmed.
- Set the PLC and PPC bits by writing \$FF to the RAM/EPROM control register.
- g. Remove the programming power (Vpp) from the RESET/Vpp pin. The EPROM can now be read and verified.

Because of the erased state of an EPROM byte is \$00, it is not necessary to program a location which is to contain \$00. Finally, it should be noted that the result of inadvertently programming a location more than once is the logical OR of the data patterns.

A routine which can be used to program the MC68701 EPROM is provided at the end of this publication. This non-reentrant routine requires four double byte variables named IMBEQ, IMEND, PNTR, and WAIT to be initialized prior to entry to the routine. These variables indicate (a) the first and last memory locations which bound the data to be programmed into the EPROM, (b) the first EPROM location to be programmed, and (c) a number which is used to generate the programming time delay. The last variable, WAIT, takes into account the MCU input crystal (or TTL-compatible clock) frequency to insure the programming time, top, is met. WAIT is defined as the number of MPU E-cycles that will occur in the real-time EPROM programming interval, top. For example, if top = 50 milliseconds and the MC68701 is being driven with a 4.00 MHz TTL-compatible clock:

WAIT (MPU E-cycles) = .tpp*(MCU INPUT FREQ/)4*10⁶ = 50000(4*10⁶)/4*10⁶ = 50000

NOTE

A monitor program called PRObug® is available from Motorola Microsystems. PRObug contains a user option for programming the on-board MC68701 EPROM.

PROGRAMMABLE TIMER

The Programmable Timer can be used to perform input waveform measurements while independently generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the Timer is shown in Figure 21.

COUNTER (\$09:0A)

The key timer element is a 16-bit free-running counter which is incremented by E (Enable). It is cleared during reset and is read-only with one exception: a write to the counter (\$09) will preset it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. TOF is set whenever the counter contains all 1's.

OUTPUT COMPARE REGISTER (\$0B:0C)

The Output Compare Register is a 16-bit Read/Write register used to control an output waveform or provide an arbitrary timeout flag. It is compared with the free-running counter on each E-cycle. When a match occurs, OCF is set and OLVL is clocked to an output level register. If Port 2, bit 1, is configured as an output, OLVL will appear at P21 and the Output Compare Register and OLVL can then be changed for the next compare. The function is inhibited for one cycle after a write to the high byte of the Compare Register (\$0B) to ensure a valid compare. The Output Compare Register is set to \$FFFF during reset.

INPUT CAPTURE REGISTER (\$0D:0E)

The Input Capture Register is a 16-bit read-only register used to store the free-running counter when a "proper" input transition occurs as defined by IEDG. Port 2, bit 0 should be configured as an input, but the edge detect circuit always




FIGURE 21 — BLOCK DIAGRAM OF PROGRAMMABLE TIMER

senses P20 even when configured as an output. An input capture can occur independently of ICF: the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

TIMER CONTROL AND STATUS REGISTER (\$08)

The Timer Control and Status Register (TCSR) is an 8-bit register of which all bits are readable while bits 0-4 can be written. The three most significant bits provide the timer status and indicate if:

- · a proper level transition has been detected,
- a match has occurred between the free-running counter and the output compare register, and
- the free-running counter has overflowed.

Each of the three events can generate an IRQ2 interrupt and is controlled by an individual enable bit in the TCSR.

TIMER CONTROL AND STATUS REGISTER (TCSR)

7	6	5	4	3	2	1	0		Bit 4 EICI
ICF	OCF	TOF	EICI	EOCI	ETOI	IEDG	OLVL	\$0008	

Bit 0 OLVL

Output level. OLVL is clocked to the output level register by a successful output compare and will appear at P21 if Bit 1 of the Port 2 Data Direction Register is set. It is cleared during reset.

Bit 1 EIDG

Bit 2 ETOI

Bit 3 EOCI

Input Edge. IEDG is cleared during reset and controls which level transition will trigger a counter transfer to the Input Capture Register:

IEDG = 0 Transfer on a negative-edge IEDG = 1 Transfer on a positive-edge.

Enable Timer Overflow Interrupt. When set, an IRQ2 interrupt is enabled for a timer overflow; when clear, the interrupt is inhibited. It is cleared during reset.

Enable Output Compare Interrupt. When set, an IRO2 interrupt is enabled for an output compare; when clear, the interrupt is inhibited. It is cleared during reset.

Enable Input Capture Interrupt. When set, an IRQ2 interrupt is enabled for an input capture; when clear, the interrupt is inhibited. It is cleared during reset.

Bit 5 TOF Timer Overflow Flag. TOF is set when

the counter contains all 1's. It is cleared by reading the TCSR (with TOF set) then reading the counter high

byte (\$09), or by RESET.

Bit 6 OCF Output Compare Flag. OCF is set

when the Output Compare Register matches the free-running counter. It is cleared by reading the TCSR (with OCF set) and then writing to the Output Compare Register (\$0B or \$0C), or

by RESET.

Bit 7 ICF Input Capture Flag. ICF is set to in-

dicate a proper level transition; it is cleared by reading the TCSR (with ICF set) and then the Input Capture Register High Byte (\$0D), or by

RESET.

SERIAL COMMUNICATIONS INTERFACE (SCI)

A full-duplex asynchronous Serial Communications Interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and Biphase and both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

WAKE-UP FEATURE

In a typical serial loop multi-processor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag land interrupt) processing can be inhibited until the data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive 1's or during reset. Software must provide for the required idle string between consecutive messages and prevent it within messages.

PROGRAMMABLE OPTIONS

The following features of the SCI are programmable:

- format: standard mark/space (NRZ) or Bi-phase
- clock: external or internal bit rate clock
- Baud : one of 4 per E-clock frequency, or external clock (X8 desired baud)
- · wake-up feature: enabled or disabled
- interrupt requests: enabled individually for transmitter and receiver
- clock output: internal bit rate clock enabled or disabled to P22

SERIAL COMMUNICATIONS REGISTERS

The Serial Communications Interface includes four addressable registers as depicted in Figure 22. It is controlled by the Rate and Mode Control Register and the

Transmit/Receive Control and Status Register. Data is transmitted and received utilizing a write-only Transmit Register and a read-only Receive Register. The shift registers are not accessible to software.

Rate and Mode Control Register (RMCR) (\$10)

The Rate and Mode Control Register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of four write-only bits which are cleared during reset. The two least significant bits control the bit rate of the internal clock and the remaining two bits control the format and clock source.

RATE AND MODE CONTROL REGISTER (RMCR)

	6	5	4	3	2	1	- 0	
Х	Х	Х	Х	CC1	CC0	SSI	SS0	\$0010
,								

Bit 1:Bit 0

SS1:SS0 Speed Select. These two bits select the Baud rate when using the internal clock. Four rates may be selected which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.

Bit 3:Bit 2

CC1:CC0 Clock Control and Format Select. These two bits control the format and select the serial clock source. If CC1 is set, the DDR value for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P22 at eight times (8X) the desired bit rate, but not greater than E, with a duty cycle of 50% (\pm 10%). If CC1:CC0=10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

NOTE: The source of SCI internal bit rate clock is the timer tree running counter. An MPU write to the counter can disturb serial operations.

Transmit/Receive Control And Status Register (TRCSR) (\$11)

The Transmit/Receive Control and Status Register controls the transmitter, receiver, wake-up feature, and two individual interrupts and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RESET.

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR)

	7	6	5	4	3	2	1	0	
-	RDRF	ORFE	TDRE	RIE	RE	TIE	ΤE	wu	\$0011


TABLE 6 - SCI BIT TIMES AND RATES

SS1:SS0		410	2.4576 MHz	4.0 MHz	4.9152 MHz
		Ē	614.4 kHz	1.0 MHz	1.2288 MHz
0	0	+ 16	26 µs/38,400 Baud	16 µs/62,500 Baud	13.0 µs/76,800 Baud
0	1	+128	208 µs/4,800 Baud	128 µs/7812.5 Baud	104.2 µs/9,600 Baud
1	Ô	+ 1024	1,67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 µs/1,200 Baud
	1	+4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud
	xternal	(P22)	Up to 76,800 Baud	Up to 125,000 Baud	Up to 153,600 Baud

TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1:CC0	Formet	Clock Source	Port 2, Bit 2		
0 0	Bi-Phase	Internal	Not Used		
0 1	NRZ	Internal	Not Used		
1 0	NRZ	Internal	Output		
11	NAZ	Externál	Input		

FIGURE 22 - SCI REGISTERS



Bit 0 WU "Wake-up" on Idle Line. When set,
WU enables the wake-up function; it is
cleared by ten consecutive 1's or during reset. WU will not set if the line is

idle.

Bit 1 TE Transmit Enable. When set, P24 DDR

bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive 1's is transmitted. TE is

cleared during reset.

Bit 2 TIE Transmit Interrupt Enable. When set,

an IRO2 interrupt is enabled when TDRE is set; when clear, the interrupt is inhibited. TE is cleared during reset.

Bit 3 RE

Receive Enable. When set, the P23
DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared

during reset.

Bit 4 RIE Receiver Interrupt Enable. When set,

an IRQ2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is cleared

during reset.

Bit 5 TORE Transmit Data Register Empty. TDRE

is set when the Transmit Data Register is transferred to the output serial shift register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the Transmit Data Register. Additional data will be transmitted only if TDRE has been

cleared.

Bit 6 ORFE Overrun Framing Error. If set, ORFE indicates either an overrun or framing er-

ror. An overrun is a new byte ready to transfer to the Receiver Data Register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the state of RDRF: if RDRF is set, then an overrun has occurred; otherwise a framing error has been detected. Data is not transferred to the Receive Data Register in an overrun condition. Unframed data causing a framed error is transferred to the Receive Data Register. However, subsequent data transfer is blocked until the framing error flag is cleared.*

ORFE is cleared by reading the TRCSR (with ORFE set) then the Receive Data

Register, or during reset.

Bit 7 RDRF Receive Data Register Full. RDRF is set when the input serial shift register


is transferred to the Receive Data Register. It is cleared by reading the TRCSR (with RDRF set), and then the Receive Data Register, or during reset.


SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the Rate and Mode Control Register and then to the Transmit/Receive Control and Status Register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting to 9-bit preamble of Y's.

At this point one of two situations exist: 1) if the Transmit Data Register is empty (TDRE=1), a continuous string of 1's will be sent indicating an idle line, or 2) if a byte has been written to the Transmit-Data Register (TDRE=0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0) and a stop bit (1), will be transmitted. If TDRE is still set when the next byte transfer should occur, 1's will be sent until more data is provided. In Bi-phase format, the output toggles at the start of each bit and at half-bit time when a "1" is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 23.





^{*}Devices made with mask numbers T7A and CB4 do not transfer unframed data to the Receive Data Register.

INSTRUCTION SET

The MC68701 is upward source and object code compatible with the MC6800. Execution times of key instructions have been reduced and several new instructions have been added, including a hardware multiply. A list of new operations added to the MC6800 instruction set is shown in Table 1. In addition, two new special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the program counter to increment like a 16-bit counter, causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 reserved for test purposes.

PROGRAMMING MODEL

A programming model for the MC68701 is shown in Figure 9. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulator A and/or B. Other registers are defined as follows:

Program Counter — The program counter is a 16-bit register which always points to the next instruction.

Stack Pointer — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random access memory at a location defined by the programmer.

Index Register — The Index Register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

Accumulators — The MCU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

Condition Code Registers — The condition code register indicates the results of an instruction and includes the Overflow (V), Carry/Borrow from MSB (C), and Half Carry following five condition bits: Negative (N), Zero (Z),

from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I-bit) and inhibits all maskable interrupts when set. The two unused bits, B6 and B7 are read as ones.

ADDRESSING MODES

The MC68701 provides six addressing modes which can be used to reference memory. A summary of addressing modes for all instructions is presented in Tables 9, 10, 11, and 12 where execution times are provided in E cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, E cycles are equivalent to microseconds. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and a description of selected instructions is shown in Figure 24.

Immediate Addressing — The operand or "immediate byte(s)" is contained in the following byte(s) of the instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

Direct Addressing — The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

Extended Addressing — The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

Indexed Addressing — The unsigned offset contained in the second byte of the instruction is added with carry to the Index Register and used to reference memory without changing the Index Register. These are two byte instructions

Inherent Addressing — The operand(s) are registers and no memory reference is required. These are single byte instructions.

Relative Addressing — Relative addressing is used only for branch instructions. If the branch condition is true, the Program Counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current Program Counter. This provides a branch range of -126 to 129 bytes from the first byte of the instruction. These are two byte instructions.

TABLE 8 - CPU INSTRUCTION MAP

OP	MNEM	MODE	~		ΩP	MNEM	MODE	٠.	*	OP	MNEM	MODE		#	OP	MNEM	MODE	~-	*	OP.	MNEM	MOCE	_	4
00					34	DES	INHER	3	7	68	ASL	ÇXQM	6	2	90	CPX	OIR	5	2	De	SUBB	DIB	3	
Q١	NOP	INHER	2	Ţ	35	TX\$	A	3	3	69	ROL	A	6	2	90	JSR	♣	6	2	Di	CMP8	A	3	2
02	•				36	PSHA		3	- 1	6A	DEC	7	6	2	96	LDS	¥	4	2	D2	SECE	T	3	- 2
03	•	- 1			37	PSHB	1	3	7	66	•	}			95	STS	DIŘ	4	2	D3	ADDD	1	5	2
04	LSBD	1	3	Ţ	38	PULX	į	5	Ŧ	5C	INC	l	5	2	A0	SUBA	DXDMI	4	2	D4	ANDB	1	3	2
06	ASLD	1	3	3	39	RTS	ł	5	1	60	TST	1	6	2	A1	CMPA	A	4	2	D5	8118	1	3	2
06	TAP	1	2	†	3A	A8X	į	3	1	8E	JMP	¥	3	2	A2	SBCA	T	4	2	D6	LDAB	1	3	2
07	TPA	1	2	1	38	RTE	1	10	1	5F	CLR	INDXD	6	2	A3	SUBO		6	2	D7	STAB	- 1	3	2
06	INX	1	3	1	3C	PSHX		4	1	70	NEG	EXTNO	5	3	A4	ANDA	1	4	2	D8	8903	1	3	1
09	DEX	1	3	t	30	MUL	1	10	1	71				7	A5	BITA		á	2	D9	ADCB	Į	3	3
ĢΑ	CTA	1	2	1	3€	WAI	1	9	1	72	•	Ť			A6	LDAA		á.	ž	DA	ORAB	ŧ	3	:
08	ŠEV	1	2	Ţ	3F	SWI		12	1	73	COM	- 1	6	3	A7	STAA	1	4	2	ĎВ	ADDB	1,	3	
9C	CLC	ŧ	2	1	40	NEGA	-	2	1	74	LSR	- 1	5	3	Δ8	EORA	1	4	2	00	LDD	1 *	4	2
OD.	SEC	t	2	ŧ	41		- 1			75	•	1	_	~	A9	ADCA	1	4	2	ac	STO		ă.	2
30	Cui	j	2	\$	42		1			76	ROR	- 1	6	3	АА	ORAA	i	đ	2	OE	LDX	₩	4	2
OF.	SEI	i	2	3	43	COMA		2	t	77	ASA		6	3	AB	ADDA	l	4	2	DF	STX	DIR	4	7
10	SBA	1	2	1	44	LSRA	-	2	1	78	ASL	1	6	3	AC	CPX	ļ	5	2	ED	SUBB	INDXD	4	:
11	CBA	i	2	3	45	*		-	•	79	BOL	-	8	3	AD	JSR	1	6	2	£1	CMPS	HADYD	4	
12		1			46	ROBA		2	1	7A	DEC	- 1	6	3	AE	i DS	₩	5	2	E2	\$808	♠	4	
13		1			47	ASBA	- 1	2	1	7B	DEG.	- 1	G	2	AF	STS	INDXO	5	2	E3				
14		1			48	ASLA	- 1	2	,	70	INC	1	6	3	80	SU8A	EXTNO	4	3	E4	ADDD	Ì	6	
15		1			49	ROLA	1	2	ì	70	151	- 1	6	ä	81	CMPA	EA 1190	4	3	£5		- 1	4	
16	TAR	1	2	3	4A	DECA	- 1	2	5	7E	JMP	₩	3	3	92	SSCA	- ↑	4	3	E0	BITE	- 1	4	
17	ABT	1	2	1	48		1	-	•	7F	C) R	EXTNO	6	3	83	SUBD	İ	6	3	E7	LDA8 STA8	- 1		
18		¥	-	,	4C	INCA	- 1	2	1	80	SUBA	IMMED	2	2	84	ANDA		4	3	E8		- 1	4	3
19	DAA	INHER	2	ı	40	TSTA		2	,	81	CMPA	I MINICE	2	2	85	BITA	1	4		1	8803	- 1	4	- 3
!A	•		*	,	45	T	-	2	*	82	SBCA	Ť	2	2	86	LDAA		4	3	£9	ADCB	- 1	4	:
18	ABA	INHER	2	1	4F	CLRA	- 1	2	1	63	SUBD		4	3	87	STAA	İ	4	3	EA	ORAB	- 1	4	á
10		7-11-12-11	•	•	50	NEGB	-	2	,	B4	ANDA	- 1	2	2	88	EORA		-4 -5	3	68	ADDB	- 1	4	- 3
10					51	*		-	1	55	BITA	- 1	2	2				-	3	EC	LDD	- 1	5	í
1E					52	-				86	LDAA	- 1			89	ADCA	1	đ	3	ED.	STO	J	5	- 1
16					53	COMB	- 1	2	1	87	LUAA	- 1	2	2	BA	ORAA	-	4	3	ĒΕ	FDX	Ψ	5	
20	BRA	HEL	3	2	54	LSRB	- 1	2	1	85	EORA	1			88	ADDA	1	4	3	EF	\$TX	NOXD	5	- 2
21	BAN		3	2	56	Long	1	ź	ŧ	1		- 1	5	2	80	ÇPX	1	6	3	PQ:	SU88	EXTNO	4	2
22	BHI	Ť	3	2	56	BORB		-	1	69	ADCA		2	2	BD	JSR	J.	6	3	Fì	CMPB	▲	4	3
23	BLS		3		57			2		AS an	AARO	₩	2	2	BE	t.D8	Ŧ	5	3	F2	SBCB	1	4	;
24 24	BCC	- 1		2	1	ASAB		2	1	88	ADDA	¥	2	2	BF	STS	EXTNO	5	3	F3	ADDD		Ö	5
24 25	BCS	I	3	2	58 59	ASLB	l	2	1	8C	CPX	MMED	4	3	CO	SUBB	IMMED	2	2	F4	ANDB		4	
		1	-		ł	ROLE		2	1	8D	8SR	AEL	6	2	C1	CMP8		2	2	F5	BITB		4	;
26	BNE	I	3	2	5A	DECB		2	1	8E	LOS	IMMED	3	3	C2	SBCB	- 1	2	2	F6	LOAR		4	
27	BEQ	1	3	7	58	•	İ			8 F	*				C3	ADDO	1	4	3	F7	STAB	1	4	
28	BVC	1	3	2	5C	INCB	- 1	2	1	90	SUBA	DIR	3	2	C4	ANDB	- 1	Ž	2	F8	EORB		4	
29	BVS	ļ	3	2	5D	TSTB	Ţ.	2	1	91	CMPA	- ♣	3	2	C5	6:16	1	2	2	£9	ADCB	-	4	:
A.	BPL	ı	3	2	5€	Ť	¥			92	SBCA	-	3	2	C6	LDAB	- 1	2	2	FA	ORAB	Į	4	1
8	BMI	1	3	2	5F	CLRB	INHER	5	î	93	SUBD	1	5	2	C7	•	1			F8	ADDB	İ	4	
€.	BGE	1	3	2	60	NEG	HOXO	5	2	94	ANDA		3	2	C8	B RO3	- 1	2	2	FC	FDO	1	5	3
00	81 T	T	3	2	61	•				96	BITA	1	Э	5	C9	ADCB	- 1	2	2	FD	STD	.1.	5	1
E	BGT		3	2	52	•	1			96	LDAA		3	2	CA	ORAB		2	2	FE	FOX	¥	5	;
2F	BLE	A£1	3	2	63	COM	1	õ	2	97	STAA		3	2	СВ	ADDB		2	2	FF	STX	EXTNO	5	;
30	TSX	INHER	3	7	54	LŞĦ	1	6	2	96	EORA		3	2	£C.	LDD	- 1	3	3	l				
31	INS	A	3	\$	65	•	1			99	ADCA	1	3	2	CD	•	₩			1	*UNDER	INED OP	CODE	E
32	PULA	Ţ	4	1	66	ROR	¥	6	2	9A	ORAA	Ţ	3	2	CE	LDX	IMMED	3	3	l				
13	PULB	¥	4	t	67	ASB	INDXO	6	2	98	ADDA	¥	3	2	CF	•				1				

NOTES:

1. Addressing Modes
INHER inherent INDXD indexed IMMED immediate
REL Relative EXTND Extended DIR Direct
2. Unassigned opcodes are indicated by "•" and should not be executed.
3. Codes marked by "T" force the PC to function as a 16-bit counter.

TABLE 9 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

																		1	Con	ditio	m C	ode	ş
	7	h r	nme	ď	C	irec			nder		E	ctor	d	In	vere	mt	Boolean/	5	4	3	2	1	0
Pointer Operations	MNEM	Op	-	#	Op	-	/	Op	~	1	Op	-	-	Op		#	Arithmetic Operation	Н	1	N	Z	٧	C
Compare Index Register	CPX	8Ç	4		9C		2	AC	6	2	8C	6	3				X-M:M+1	•	•	1	11	L	L
Decrement Index Register	DEX	Π												09	3	1	X-1X	•	•		1	•	
Decrement Stack Pointer	DES													34	3	1	SP-1-SP	•		•	•	•	•
Increment Index Register	INX													08	3	3	X+1-*X	1.	•	*	1	*	Ŀ
Increment Stack Pointer	INS	Т												31	3	1	1 SP+1→SF	•	•	•	•	٠	•
Load Index Register	LDX	ÇE	3	3	DE	4	2	EE	5	2	FE	5	3				$M \rightarrow X_{H_1}(M+1) \rightarrow X_L$	<u> •</u>	Ŀ	1	H	R	Ŀ
Load Stack Pointer	LDS	8£	3	3	9E	4	2	ΑE	5	2	8€	5	3			<u> </u>	M - SPH.(M+1) - SPL	1.	ŀ	1	Ц	R	Ŀ
Store Index Register	STX				DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$	•		1	1	R	Ŀ
Store Stack Pointer	STS				9F	4	2	AF	5	2	BF	5	3				SPH-M.SPL-(M+1)			1	11	R	Ŀ
Index Reg - Stack Pointer	TXS	Т	Π	Π		Γ	Π					Ι_		35	3	1	X-1→SP			<u>.</u>			Ŀ
Stack Pritr - Index Register	TSX	П	Π											30	3	1	SP+1 → X	•		ŀ	•	Ŀ	Ŀ
Add	ABX	П	Г	Г		Т	Γ							3A	3	1	B+X-→X	•	•	•	١-	•	*
Push Data	PSHX	T	T	Γ								Γ	Γ	3C	4	1	$X_L \rightarrow M_{SP}, SP - 1 \rightarrow SP$ $X_H \rightarrow M_{SP}, SP - 1 \rightarrow SP$	•	*	•	•	•	•
Pull Data	PULX	T	T	T		T	Ī	T		Γ		T	Γ	36	5	1	SP+1 - SP.MSP - XH SP+1 - SP.MSP - XL	•		•		•	ŀ

TABLE 10 - ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 1 of 2)

Accumulator and	T	In	me	d	Q	irec	1	l:	vd s	c	E	ten	đ	1r	he	П	Boolean	Č	on	dit	ion	C	od	85
Memory Operations	MNE	QD	-	*	Op	~	#	Op	-	#	00	-1	#	Op	~]	#	Expression	н	1	IN		Z	V	C
Add Acmitrs	ABA			1						\dashv	1	7	7	18	2	1	A+8-A	П	•	П	T	П	T	Π
Add 8 to X	ABX			1		-				T		1	7	3A	3	1	00:B + X - X	•	•		ī	•		
Add with Carry	ADCA	89	2	2	99	3	2	A9	4	2	89	4	3			1	A + M + C - A	T		Ti	Т	Π	T	П
ridu irriir darri	ADCB	C9	2	2	09	3	2	E9	4	2	F9	4	3			1	B + M + C - B	1		П	П	Π	Т	П
Add	ADDA	88	2	2	98	3	2	AB	4	2	88	4	3	1			A · M -A		•	П	T	Π	ī	Π
7.00	ADDB	CB	2		D8	3	2	EB	4	2	FB	4	3			T	8 + M -A			П	$oldsymbol{\Gamma}$	Ħ	1	П
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3				D + M;M + 1 -D	•	•	П	П	Π	T	П
And	ANDA	84	2	2	94	3	2	A4	4	2	84	4	3	7			A·M +A			П	П	П	A	
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B M -8	•		П	Π	Π	R	
Shift Left.	ASL	!			-			68	6	2	78	6	3	7			4-	•		Π	Π	П	T	П
Arithmetic	ASLA	l								П					2	1	B -∰∭—•		•	П	Π	Π	Ī	П
	ASLB													58 05	2	i	97 90	•		\square	П	I	I	П
Shift Left Obl	ASLD									Ц				05	3	1		۰		Ш	Ц	Ц	Ц	¥
Shift Right.	ASR							67	6	2	77	6	3					•		Ш	Ц	Ш	L	L
Arithmetic	ASRA									Ш					2	1	 	•		-	Ц	Ц	1	Ц
	ASRB	l								Ш				57	2	1	ar oc	•		Ш	Ц	1	L	Ц
Bit Test	BITA	85	2	2	95	3		A5	4	2	85	4	3				A · M			┙	Ц	Ц	R	
	BITB	C5	2	2	05	3	2	E5	4	2	F5	4	3				B · M			Ш	Ш	Ц	R	
Compare Acmitrs	CBA													11	2	1	A · B	•				Ш		L
Clear	CLR	\Box						6F	6	2	7F	6	3				00 + M	•			_	S	R	
	CLRA													4F	2		00 - A					5	B	-
	CLRB													5F	2	1	00 - B	•		1	R	S	R	P
Compare	CMPA	81	2	2	91	3	2		4	2	81	4	3				A · M				Ц	П		Ш
	CMP8	C1	2	2	DI	3	12	E1	4	2	F1	4	3				8 - M			L	11	1	1	Ш
1's Complement	COM	1					Γ	63	6	2	73	6	3				M -M			1	П	1	A	
•	COMA		1		Γ_		Т		Γ					43	2		A +A		•	Т	Π	•	R	5
	COMB	1	1	1		Г	T	1		Г			Г	53	2	1	B →B		•	Т	Π	T	R	5
Decimal Adi, A	DAA	1	T	Ī	Ī	T	T	T	T	T			1	19	2	1	Adj binary sum to BCC		•	1	1	1		
Decrement	DEC		1	Π		T	1	6A	6	2	74	8	3			Г	M - 1 M		•	ī	Π	+	\prod	•
	DECA	T	T	١.	1	Т	Τ	П	1	T	Ī	1	T	4A	2	1	A-1-A			T	П	T	1	
	DECE	†	T	Т	1	1	T	T	1	Т	T	T	Τ.	5A	2	1	B - 1 B		•	\perp	Π	1	Π	•
Exclusive OR	EORA	88	2	2	98	3	12	A8	4	2	B8	4	3]	Т	A O M +A	٠		·I	П	1	A	•
	EORB	C8	12	2	08	3	12	E8	4	2	F8	4	3		1	T	B ⊕ M +-B		•	\top	П	#	R	•
Increment	INC	1	1	T	T		T	60	6	2	70	В	13	Π	T	Т	M + 1 - M			\mathbf{T}	T	T	П	•
	INCA		T	T	Π	T	T	T	1	Т	T	Т	Τ	4C	2	1	A+1-A	•		I	П			
	INCB	1	1	Т	Γ	I		T	T	T		Γ		5C	2	1	B+1-B	•	•	ī	П	T	IJ	•
Load Acmitrs	LDAA	86	2	2	96	3	12	A	4	2	86	4	3	1	T	Γ	M -A			٠T	П	T	R	•
	LDAB	CE	2	2	D€	3	2	E6	4	2	F6	4	3			Γ	M 8	•	•	I	П	1	R	4
Load Double	LDD	CC	13	3	DC	4	12	EC	5	2	FC	5	3		T	1	M:M + 1 -D	•	4	•	Π	T	R	
Logical Shift.	LSL	1	T	1	T	1	1	68	6	2	78	6	3		T	Τ				·Τ	IT	T	П	П
Left	LSLA	1	T	Т	T	T	T	T	T	1	T	T	T	48	2	11	A-minn-			T	11	T	1	T
	LSLB	1	1	T	1	1	1	T.	T	T	T		T	58	2	Ti	a- mmm	•	1	T	II	1	П	Т
	LSLD	1	1	T	T-	1	1	1	1	1	1	1	1	T 05	3	11	1			Т	П	1	П	T

TABLE 10 - ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 2 of 2)

Accumulator and	7	*	וחוו			irec			rde:			ten		····	nhe		10NS (Sheet 2 of 2)	7.5		iitic				
Memory Operations	MNE	00		T#				Qp.		*			#			#		H	OIK	N			VI	
Shift Right,	LSR	175	1	<u> </u>			-	64		2	-	6	3	Up		-	Expression .	-	-	R	-	+	#	÷
Logical	LSRA	 	-	-	 		-	0-4	ļ-	-		<u> </u>	Ĥ	44	2	1	o → ШПТ → G	-	•	l A	<u> </u>	+	+	Ļ
203.001	LSRB	1		1					 	1			Н	54	2	1		-	•	R	_	十	H	Ļ
	LSRD	 	1	-	 	 			-	1	-		-	04	3	÷	***	-	-	R		+	H	Ļ
Multiply	MUL			\vdash	1	┢								3D		i	AX8-D	-	•	-	-	٠,	+	†
2's Complement	NEG	1				_		60	6	2	70	6	3			-	00 - M M	-	•	Ħ	† ī	+	\mathbf{T}	t
(Negate)	NEGA	1	1		1				-			_		40	2	1	00 - A - A	•	•	H	††	+	#	Ŧ
(···- 	NEGB	-	1		1				 	1				50	2	ī	00 · B - B	1	•	H	†;	+	H	+
No Operation	NOP	1												01	2	T	PC + 1 - PC	•	•	-	1	,†,	#	÷
Inclusive OR	ORAA	BA	2	2	9A	3	2	AA	4	2	BA	4	3			-	A + M A	•	•	Ħ	tī	+	Ř I	÷
	ORAB	CA	2	2			2	EΑ	4	2	FA	4	3				8 + M 8	•	•	H	Ħ	-	A	÷
Push Data	PSHA		1	1										36	3	1	A -Stack	•		•		1	•	÷
	PSHB	1												37	3	1	B - Stack				1		•	•
Pull Data	PULA				<u> </u>	<u> </u>							П	32	4	١	Stack - A	•	•	•		1	•	Ť
	PULB	1												33	4	1	Stack + B			•	1	17	ā٢	Ť
Rotate Left	ROL	1						69	6	2	79	6	3			Г	4		•	Ħ	Tī	T	īŤ	ī
	ROLA													49	2	1	0	•		H	ti	+	tt	÷
	ROLB			Г			П							59	2	1	b/ 60 -	•	•	17	Ħ	+	tt	<u></u>
Rotate Right	ROR		1					66	6	2	76	6	3							Ħ	Ħ	1	Ħ	Ť
•	RORA												П	46	2	1	a →cution→a	•		Ħ	Ħ	+	it	Ť
	RORB		Π											56	2	1		•		\sqcap	Ħ	1	it	Ť
Subtract Acmitr	SBA												П	10	2	1	A - B A	•	•	Π	Ħ	1	H	T
Subtract with	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3			Г	A - M - C -A	•		17	H	+	H	十
Carry	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3				B - M - C B	•	•	Π	П	T	П	Ť
Store Admitts	STAA	Ι			97	3	2	A7	4	2	87	4	3			Г	A - M	•		П	П	T	R	•
	STAB				D7	3	2	E7	4	2	F7	4	3				BM	•	•	П	П	Ti	R	•
	STD			Ι	ÖÖ	4	2	ED	5	2	FD	5	3				D -M:M + 1	•		П	П	Tr	RT	
Subtract	SUBA	80	2	2	90	3	2	ΑQ	4	2	80	4	3				A - M A	•	•	П	П	Т	π	T
	SUBB	co	2	2	DO	3	2	EO	4	2	FO	4	3			Г	8 - M B			П	Ti	T	П	ī
Subtract Double	SUBD	83	4	3	93	5	2	А3	6	2	83	6	3		Γ		D - M:M + 1 + D	٠	٠	П	П	T	π	Ŧ
Transfer Acmitr	TAB	Ι												15	2	1	AB	•		П	Τİ	1	À	
	TBA													17	2	1	B +A	•		П	П	TI	R	٠
Test, Zero or	TST							6D	6	2	70	6	3				M - 00	•	•	П	П	1	R	R
Minus	TSTA													4D	2	1	A - 00	•	•	П	П	Ti	R	R
	TSTB	T		Π	Π							Π		5D	2	1	B - 00	•		П	П	Ti	R	R

The condition code register notes are listed after Table 12.

TABLE 11 - JUMP AND BRANCH INSTRUCTIONS

																		Co	ndit	ion	Cod	e R	ęg.
		C	Jired	rt i	Re	eiati	ve	1	nde	×	Ε	xter	d	in	here	nt		5	4	3	2	1	0
Operations	MNEM	Оp	~	#	Op	-	*	Op		#	Ор		á	Оp	٧	ø	Branch Test	Н	į	Z	Ž	٧	C
Branch Always	BRA				20	3	2										None	٠	٠	٠	٠	٠	•
Branch Never	BRN				21	3	2										None	•	٠	٠	*	٠	٠
Branch if Carry Clear	9CC				24	3	2										C=0	٠	*	٠	٠	٠	٠
Branch If Carry Set	9CS				25	3	2										C=1	•	٠	•	٠	•	٠
Branch if = Zero	860	Π			27	3	2										Z = 1	•	•	•	٠	٠	•
Branch If ≥Zero	₿ĞE	Г			2C	3	2										N ⊕ V=0	•	٠	•	•	٠	•
Branch If >Zero	BGT	Γ			25	3	2										Z+(N 🕀 V)=0	٠	٠	•	٠	٠	•
Branch If Higher	Вни	Г			22	3	2										C+Z=0	٠	٠	•	٠	٠	•
Branch If Higher or Same	BHS	Π			24	3	2		T								C=0	٠	•	•	•	٠	•
Branch It ≤Zero	BLE				2F	3	2										Z+(N 49 V)=1	٠	٠	•	٠	٠	ŀ
Branch If Carry Set	810	Γ			25	3	2	Ι									C=1	٠	٠	•	٠	٠	•
Branch If Lower Or Same	BLS				23	3	2	Π	Г								C+Z=1	•	•	•	٠	٠	•
Branch if <zero< td=""><td>BLT</td><td>Г</td><td></td><td></td><td>20</td><td>3</td><td>2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>N ⊕ V = 1</td><td>٠</td><td>٠</td><td>•</td><td>٠</td><td>٠</td><td>•</td></zero<>	BLT	Г			20	3	2										N ⊕ V = 1	٠	٠	•	٠	٠	•
Branch It Minus	BMI				28	3	2										N= ?	•	•	٠	٠	٠	
Branch II Not Equal Zero	BNE				26	3	Ž										Z=0	٠	•	•	Ŀ	٠	Ŀ
Branch If Overflow Clear	BVC				28	3	2										V=0		*	*	٠		
Branch If Overflow Set	BVS	Π			29	3	2						L	L			V = 1	٠	•	•	•	•	•
Branch If Plus	BPL				2A	Ĵ	2					I			Π		N=0	٠	•	•	•	٠	•
Branch To Subroutine	BSR	Π	Π	I	8D	6	2		Г		I	Γ		I				٠	•	*			
qmuL	JMP							6E	3	2	7E	3	3				See Special Operations-Figure 24	٠	٠	•	٠	*	
Jump To Subroutine	JSR	9D	5	2				AĐ	6	2	80	6	3	Π				*	•	•	•	*	
No Operation	NOP	T							Ι					10	2	1		٠	٠	*	٠	٠	•
Return From Interrupt	RTF	Г												38	10	1		1	I	1	1	1	I
Return From Subroutine	RTS	Т	Г	Γ		Π								39	5	1	See Special Operations-Figure 24	•	•	•	•	•	ŀ
Software interrupt	SWI	Π												3F	12	1]	٠	\$	٠	•	•	•
Wait For Interrupt	WAI	T	Π			Π	Π	1	Π	1	T	Τ	Π	3E	9	1	1	٠		٠	٠		

TABLE 12 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

					İ		Cond	ition	Code	Reg	ister
	l l	nherer	٦ŧ		<u> </u>	5	4	3	2	1	0
Operations	MNEM	Op	~	#	Boolean Operation	Н	1	N	Z	٧	С
Clear Carry	CLC	OC.	2	1	o→c	٠	٠	٠	•	٠	R
Clear Interrupt Mask	CLI	0E	2	1	0→1	•	R	•	•	•	•
Clear Overflow	GLV	ОA	2	ī	0 V	*	+	*	•	R	•
Set Carry	SEC	00	2	1	1 C	•	*	•	•	•	S
Set Interrupt Mask	SEI	OF	2	1	1 (•	S	٠	•	•	•
Set Overflow	SEV	08	2	1	1 → V	•	T •	•	•	S	٠
Accumulator A → CCR	TAP	06	2	1	A→CCR	‡	1	1	1	1	1
CCR → Accumulator A	TPA	07	2	1	CCR→A	*		•	•	•	٠

LEGEND

- Op Operation Code (Hexadecimal)
- Number of MPU Cycles
- MSP. Contents of memory location pointed to by Stack Pointer
 - # Number of Program Bytes
 - + Arithmetic Plus
 - Arithmetic Minus
 - Boolean AND
 - X Arithmetic Multiply
 - + Boolean Inclusive OR
 - Boolean Exclusive OR
 - M. Complement of M. → Transfer Into
 - 0 Bit=Zero
 - 00 Byte≖Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3
- 1 Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from MSB
- R Reset Always
- S Set Always
- Affected
 Not Affected

TABLE 13 - INSTRUCTION EXECUTION TIMES IN E CYCLES

		ADI	RESSI	NG MO	DE		
	mmediate	Direct	Extended	Indexed	Inherent	Relative	
ABA	•	•	•	•	2	•	
ABX		3 3 5 3	•	•	2 3	•	ĺ
ADC	2	3	4	4	•	•	I
ADD	2	3	4	4	•	•	ı
ADDD	4	5	4 6 4	6		•	l
AND	2	3	4	4	•	•	ı
ASL	2 2 4 2	•	6	6	2 3	_	l
ASLD	•	•	•	•		•	1
ASR	•	•	6 •	6	2	•	1
BCC	•	•	•	•	•	• 3 3 3 3 3 3 3 4 3	-
BCS	•	•	•	•	•	3	Ī
BEQ		•	•	•	•	3	-
BGE	•	•	•	•	•	3	1
egr	•	•	•	•	•	3	1
ВНІ	•	•	•	•	÷	3	l
8HS	•	•	•	•	•	3	l
BIT	2	3	4 •	4	•	•	l
BLE		•	•	•		3	l
BLO	•	•	•	•	•	3	ĺ
BLS	•	•	•	•	•	3	ı
BLT	•	•	•	•	•	3 3 3 3	
BMI	•	•	•		•	3	l
BNE	•	•	•	•	•	3	1
BPL BRA	•		•	•	•	3	l
BRN			•	•	•	3	l
BSR			•			3	l
BVC			•	•		6	l
BVS	•	•	-	-	•	3	١
CBA						3	Ī
CLC	•				2 2 2 2 2 2	•	İ
CLI					2		l
CLR		•	6	6	7		
CLV		•	•	•	2		
CMP	2	3	4	4		·	
СОМ	2	3	6	<u>4</u> 6	2	•	1
CPX	4	5	6	6	-	•	
DAA	4	5 •	•	•	2		
DEC	•	•	6	6	2	•	-
DES	•	•	ě	•	3		
DEX	•		•		2 2 3 •	•	
EOR	2	3	4	4	•	•	
INC	2	•	6	6	•	•	
INS	•	•	•	•	3	•	

		ADD	RESSIN	IG MO	DE	
	Immediate	Direct	Extended	Indexed	Inherent	Relative
INX	•	•	•	•	3	•
JMP	•	•	3	3 6		•
JSR	•	5 3	6	6	•	•
LDA	2	3	4	4	•	•
LDD	2 3 3 3	4	5	5	•	•
LDS	3	4	5	5	*	•
LDX	3	4	5	5 6		•
LSL	•	•	6		2 3 2 3	•
LSLD	•	•	•	•	3	•
LSR	•	•	6	6	2	•
LSRD	•	•	•	•	3	•
MUL	•	•		•	10	•
NEG	•	•	6	6	2	•
NOP ORA	2	3	•	4	2	:
PSH	•	ئ ●	4		•	•
PSHX			•	•	3 4	•
PUL	I				4	•
PULX	•				5	
ROL			6	6	2	
ROR		•	6	6	2	
RTI	•	•	•	•	2 10	•
RTS	•	•	•	•	5	
SBA		•	•	•	5 2	•
SBC	2	3	4	4	•	•
SEC	2 •	•	•	•	2	•
SEI	•	•	•	•	2	
SEV	•	•	•	•	2	•
STA	•	3	4	4	2	•
STO	•	4	5	5	•	•
STS	•	4	5	5	•	•
STX	•	4	5	5	•	•
SUB	2	3	4	4	•	•
SUBD	4	5	6	6	•	
SWI	•	•	•	•	12	•
TAB	•	• • •	•	•	2	•
TAP	•	•	•	•	2	•
TBA	•	•	•	•	2 2	•
TPA	•	•	•	•	2	•
TST	•	•	6	6	2	•
TSX		•	•	•	3 3	•
TXS WAI	•	•	•		3	•
YVA!	•	•	•	-	¥	
			ł	1	I	1

SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write (R/W) line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles

per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appeal on the external Data Bus' except in Mode 0. "High order" byte refers to the most significant byte of a 16-bit value.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 1 of 5)

	Mode and	Cycles	Cycle	Address Bus	R/W Line	Data Bus
		Cyclas	#	Winters and	Luis	
MMEDIATE				0	1 1	Opcode
ADC	EOR	2	1	Opcode Address		Operand Data
ADD	LDA		2	Opcode Address+1	1 '	Oberetic Date
AND	ORA					
BIT	SBC				1	
CMP	SUB				1	
LDS		3	1	Opcode Address	1	Opcode
LDX			2	Opcode Address+1	1	Operand Data (High Order Byte)
LDD			3	Opcode Address+2	1	Operand Data (Low Order Byte)
CPX		4	1	Opcode Address	1	Opcode
SUBD		I	2	Opcode Address+1	1	Operand Data (High Order Byte)
ADDD		1	3	Opcode Address+2	1	Operand Data (Low Order Byte)
		1	4	Address Bus FFFF	1	Low Byte of Restart Vector
DIRECT					- <u>-</u> 1	
ADC	EOR	1 3	1	Opcode Address	1 1	Opcode
ADD	LOA		2	Opcode Address+1	1	Address of Operand
AND	ORA	1	3	Address of Operand	1	Operand Data
BIT	SBC		-			
CMP	SUB	1	1		1	
STA	000	 	+ -	Opcode Address	1	Opcode
SIA		ľ	2	Opcode Address+1	1	Destination Address
l		1	3	Destination Address	0	Data from Accumulator
ļ. <u>.</u>		+	1 1	Opcode Address	1 1	Opcode
LDS		4	2	Opcode Address+1	1	Address of Operand
LDX		1	3	Address of Operand	1 1	Operand Data (High Order Byte)
FDD		1	4	Operand Address+1	1 ;	Operand Data (Low Order Byte)
					+	Opcode
STS		4	1	Opcode Address	1 ;	Address of Operand
STX		- 1	2	Opcode Address + 1	0	Register Data (High Order Byte)
STD			3	Address of Operand	0	Register Data (Low Order Byte)
			4	Address of Operand+1		
CPX		5	1 1	Opcode Address	1	Opcode
SUBD		***************************************	2	Opcode Address+1	1	Address of Operand
ADDD			3	Operand Address	1 !	Operand Data (High Order Byte)
			4	Operand Address + 1	1	Operand Data (Low Order Byte)
		1	5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR		5	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Irrelevant Data
			3	Subroutine Address	1	First Subroutine Opcode
		1	4	Stack Pointer	0	Return Address (Low Order Byte)
		1	5	Stack Pointer - 1	0	Return Address (High Order Byte)

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 2 of 5)

Addre	ss Mode and	T	Cycle	-	R/W	
Ins	structions	Cycles	#	Address Bus	Line	Data Bus
XTENDE	D					
JMP		3	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Jump Address (High Order Byte)
			3	Opcode Address+2	1	Jump Address (Low Order Byte)
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1 1	Address of Operand
AND	ORA		3	Opcode Address+2	1	Address of Operand (Low Order Byte)
BIT	SBC		4	Address of Operand	1	Operand Data
CMP	SUB				1	
STA		4	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Destination Address (High Order Byte)
			3	Opcode Address+2	1	Destination Address (Low Order Byte)
			4	Operand Destination Address	0	Data from Accumulator
LDS		5	1	Opcode Address		Opcode
LDX			2	Opcode Address + 1	1 1	Address of Operand (High Order Byte)
LDD			3	Opcode Address+2	1 1	Address of Operand (Low Order Bytel
		1	4	Address of Operand	1	Operand Data (High Order Byte)
			5	Address of Operand + 1	1 1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX			2	Opcode Address + 1	1	Address of Operand (High Order Byte)
STD			3	Opcode Address + 2	1 1	Address of Operand (Low Order Byte)
			4	Address of Operand	0	Operand Data (High Order Byte)
			5	Address of Operand + 1	0	Operand Data (Low Order Bytel
ASL	LSR	6	1	Opcode Address	1	Opcode
ASR	NEG		2	Opcode Address + 1	1 1	Address of Operand (High Order Byte)
CLR	ROL		3	Opcode Address + 2	1 1	Address of Operand (Low Order Byte)
COM	ROR		4	Address of Operand	1 1	Current Operand Data
DEC	TST*		5	Address Bus FFFF	1	Low Byte of Restart Vector
INC			6	Address of Operand	0	New Operand Data
CPX		6	1	Opcode Address	1	Opcode
SUBD			2	Opcode Address + 1	1 1	Operand Address (High Order Byte)
ADDD		1	3	Opcode Address + 2	7	Operand Address (Low Order Byte)
			4	Operand Address	1	Operand Data (High Order Byte)
			5	Operand Address + 1	1 1	Operand Data (Low Order Byte)
		1	6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR		6	1	Opcode Address	1 1	Opcode
		1	2	Opcode Address + 1	1	Address of Subroutine (High Order Byte)
			3	Opcode Address+2	1 1	Address of Subroutine (Low Order Byte)
			4	Subroutine Starting Address	1 1	Opcode of Next Instruction
			5	Stack Pointer	0	Return Address (Low Order Byte)
		1	6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*}TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus = \$FFFF.

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 3 of 5)

Address Mode and		Cycle		R/W	
Instructions	Cycles	#	Address Bus	Line	Data Sus
NDEXED					
JMP	3	1	Opcode Address	1	Opcode
•		2	Opcode Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	۳ "	Opcode Address	1	Opcode
ADD LDA		2	Opcode Address + 1	1	Offset
AND ORA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Date
CMP SUB				·	
STA	4	1	Opcode Address	1	Opcode
		2	Opcode Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
	1 .	4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Opcode Address	1	Opcode
LDX		2	Opcode Address + 1	1	Offset
LDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
	1	4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset+1	1	Operand Data (Low Order Byte)
STS	5	1	Opcode Address	1	Opcode
STX		2	Opcode Address+1	1	Offset
STD		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset+1	0	Operand Data (Low Order Byte)
ASL LSR	6	1	Opcode Address	1	Opcode
ASR NEG	1	2	Opcode Address+1	1	Offset
CLR ROL	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
COM ROR	1	4	Index Register Plus Offset	1	Current Operand Data
DEC TST*	1	5	Address Bus FFFF	1	Low Byte of Restart Vector
INC		6	Index Register Plus Offset	0	New Operand Data
CPX	6	1	Opcode Address	1	Opcode
SUBD	1	2	Opcode Address+1	1	Offset
ADDD		3	Address Bus FFFF	1	Low Byte of Restart Vector
	i	4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF		Low Byte of Restart Vector
JSR	6	1	Opcode Address	Ť	Opcode
	1	2	Opcode Address + 1	1	Offset
	1	3	Address Bus FFFF	1	Low Byte of Restart Vector
	1	4	Index Register + Offset	1	First Subroutine Opcode
		5	Stack Pointer	0	Return Address (Low Order Byte)
	1	6	Stack Pointer - 1	0	Return Address (High Order Byte)

^{*}TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.


TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 4 of 5)

Addre	ess Mode ar	nd		Cycle		R/W	
in	estructions		Cycles	#	Address Bus	Line	Data Bus
NHEREN	NT.			·			
ABA	DAA	SEC	2	1	Opcode Address	7	Opcode
ASL	DEC	SEI		2	Opcode Address + 1	1	Opcode of Next Instruction
ASR	INC	SEV					
CBA	LSR	TAB					
CFC	NEG	TAP					
CLI	NOP	TBA					
CLR	ROL	TPA					
CLV	ROR	TST					
COM	SBA						
$\mathbf{Y}_{\mathcal{Z}}\mathbf{X}$			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1 Address Bus FFFF	1	Irrelevant Data Low Byte of Restart Vector
4015							
ASLD			3	1	Opcode Address	1	Opcode
LSAD				2	Opcode Address + 1 Address Bus FFFF	1	Irrelevant Data
~	,					1	Low Byte of Restart Vector
DES			3	1	Opcode Address	1	Opcode
INS				2	Opcode Address + 1 Previous Stack Pointer Contents	1	Opcode of Next Instruction Irrelevant Data
18174							
INX			3	1	Opcode Address	1	Opcode
DEX				2	Opcode Address + 1 Address Bus FFFF	1	Opcode of Next Instruction
OCUA							Low Byte of Restart Vector
PSHA			3	1	Opcode Address	1	Opcode Opposite A North Control of North
PSHB				2	Opcode Address + 1 Stack Pointer	1	Opcode of Next Instruction Accumulator Data
TOV				i			
TSX			3	1	Opcode Address	1	Opcode
				2	Opcode Address + 1 Stack Pointer	1	Opcode of Next Instruction Irrelevant Data
Tun							
TXS			3	1	Opcode Address	1	Opcode Opcode of Next Instruction
			1	2	Opcode Address + 1 Address Bus FFFF	1	Low Byte of Restart Vector
PULA			4			1	Opcode
PULB			4	1 2	Opcode Address Opcode Address+1	1	Opcode of Next Instruction
r GLB				3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Operand Data from Stack
PSHX				1	Opcode Address	1	Opcode
1 0111			7	2	Opcode Address + 1	1	Irrelevant Data
				3	Stack Pointer	0	Index Register (Low Order Byte)
				4	Stack Pointer - 1	0	Index Register (High Order Byte)
PULX			5	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
				3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer + 1	1	Index Register (High Order Byte)
				5	Stack Pointer+2	1	Index Register (Low Order Byte)
RTS			5	1	Opcode Address	1	Opcode
				2	Opcode Address+1	1	irrelevant Data
				3	Stack Pointer	1	Irrelevant Data
				4	Stack Pointer+1	1	Address of Next Instruction (High Order Byte)
<u></u> .				5	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)
WAI			9	1	Opcode Address	1	Opcode
1			1	2	Opcode Address + 1	1	Opcode of Next Instruction
			1	3	Stack Pointer	0	Return Address (Low Order Byte)
				4	Stack Pointer 1	0	Return Address (High Order Byte)
			1	5	Stack Pointer - 2 Stack Pointer - 3	0	Index Register (Low Order Byte)
			1	6	Stack Pointer - 4	0	Index Register (High Order Byte) Contents of Accumulator A
1			1	8	Stack Pointer - 5	0	Contents of Accumulator B
1				9	Stack Pointer - 6	ŏ	Contents of Condition Code Register
			i		1 STOCK CONTROL O	T	Porteura or chuminiu code uchister

TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 5 of 5)

Address Mode and		Cycle		R/W					
Instructions Cycle		#	Address Bus	Line	Data Bus				
NHERENT									
MUL	10	1	Opcode Address	1	Opcode				
		2	Opcode Address + 1	1 1	Irrelevant Data				
		3	Address Bus FFFF	1 1	Low Byte of Restart Vector				
		4	Address Bus FFFF	11	Low Byte of Restart Vector				
		5	Address Bus FFFF	1 1	Low Byte of Restart Vector				
		6	Address Bus FFFF	1 1	Low Byte of Restart Vector				
		7	Address Bus FFFF	1 1	Low Byte of Restart Vector				
		8	Address Bus FFFF	11	Low Byte of Restart Vector				
		9	Address Bus FFFF	1	Low Byte of Restart Vector				
		10	Address Bus FFFF		Low Byte of Restart Vector				
RTi	10	1	Opcode Address	1	Opcode				
1111	,,,	2	Opcode Address + 1	1	Irrelevant Data				
		3	Stack Pointer	1 1	frelevant Data				
	1	4	Stack Pointer + 1	1					
	1	5			Contents of Condition Code Register from Stack				
		- 3	Stack Pointer+2		Contents of Accumulator 8 from Stack				
	1	6	Stack Pointer + 3	1 1	Contents of Accumulator A from Stack				
			Stack Pointer + 4	1	Index Register from Stack (High Order Byte)				
		8	Stack Pointer+5	1 1	Index Register from Stack (Low Order Byte)				
		9	Stack Pointer+6	11	Next Instruction Address from Stack (High Order Byte)				
		10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)				
SWI	12	1	Opcode Address	1.	Opcode				
		2	Opcode Address + 1	11	irrelevant Data				
		3	Stack Pointer	0	Return Address (Low Order Byte)				
		4	Stack Pointer - 1	0	Return Address (High Order Byte)				
		5	Stack Pointer – 2	0	Index Register (Low Order Byte)				
		6	Stack Pointer – 3	0	Index Register (High Order Byte)				
		7	Stack Pointer – 4	0	Contents of Accumulator A				
		8	Stack Pointer - 5	0	Contents of Accumulator 8				
		9	Stack Pointer - 6	0	Contents of Condition Code Register				
	1	10	Stack Pointer - 7	1 1	Irrelevant Data				
	1	11	Vector Address FFFA (Hex)	1 1	Address of Subroutine (High Order Byte)				
		12	Vector Address FFFB (Hex)	1 1	Address of Subroutine (Low Order Byte)				
RELATIVE		·		اا	4				
BCC BHT BNE BLO	Т 3	1	Op Code Address	111	Op Code				
BCS BLE BPL BHS		2	On Code Address +1	1	Branch Offset				
BEQ BLS BRA BRN		3	Address Bus FFFF	1	Low Byte of Restart Vector				
BGE BLT BVC		-			- विकास प्राप्त - प्रिकार विकास का किन्द्रिकार का किन्द्रिकार का किन्द्रिकार का किन्द्रिकार का किन्द्रिकार का				
BGT BMT BVS									
BSR	6	1	Op Code Address	1	Op Code				
*************************************	~	2	On Code Address +1	1 , 1	Branch Offset				
		3	Address Bus FFFF	111	Low Byte of Restart Vector				
		4	Subroutine Starting Address	;	On Code of Next Instruction				
		5	Stack Pointer	l o	Return Address (Low Order Byte)				
	1	6	Stack Pointer -1	lol	Return Address (High Order Byte)				

FIGURE 24 - SPECIAL OPERATIONS






- Legand:

 RTN= Address of next instruction in Main Program to be executed upon return from subtroutine RTNH= Most significant byte of Return Address

 RTNH= Least significant byte of Return Address

 = Stack Pointer After Execution

 K = 8-bit Unsigned Value



EPROM PROGRAMMING ROUTINE

PAGE	001	EPROM	-SA:1	EPROM **	** ROUTINE TO PROGRAM THE MC68701 EPROM ***
00001				NAM	EPROM
00002				OPT	ZO1,LLEN=80
00003				TTL	*** ROUTINE TO PROGRAM THE MC68701 EPROM **
00004					MODITION TO TROUBANT THE PROBLEM XX
00005			**	*****	**************
00006			*		The state of the s
00007			*	EPROM	M A NON-REENTRANT ROUTINE TO PROGRAM
80000			*		THE MC68701 EFROM.
00009			*		
00010			*		THE ROUTINE PROGRAMS THE MC68701 EPROM
00011			*		STARTING AT ADDRESS "PNTR" FROM A
00012			*		BLOCK OF MEMORY STARTING AT "IMBEG"
00013			*		AND ENDING AT "IMEND".
00014			*		
00015			*	CALLING C	CONVENTION:
00016			*		
00017			*	JSR E	EPROM
00018			*		
00019			*	NOTES:	
00020			*	_	
00021			*		HE ROUTINE EXPECTS FOUR DOUBLE BYTE VALUES
00022			*		BE INITIALIZED PRIOR TO BEING CALLED.
			*	TH	HESE VALUES ARE:
00024 00025			*		
00025			*	1M	MBEG = A DOUBLE BYTE ADDRESS WHICH POINTS
00020			*		TO THE FIRST BYTE TO BE PROGRAMMED
00027			*		INTO THE EPROM.
00029			*	734	MEND - 4 BANDER BUMB ANDROGO ANDROGO
00030			*	1m	MEND = A DOUBLE BYTE ADDRESS WHICH POINTS
00031			*		TO THE LAST BYTE TO BE PROGRAMED IN-
00032			*		INTO THE EPROM.
00033			*	DAY	NTR = A DOUBLE BYTE ADDRESS WHICH POINTS
00034			*	111	TO THE FIRST BYTE IN THE EPROM TO BE
00035			*		PROGRAMMED.
00036			*		I NORMETEL •
00037			*	WA	AIT = A DOUBLE BYTE COUNTER VALUE WHICH IS
00038			*		A FUNCTION OF THE MCU INPUT FREQUEN-
00039			*		CY AND IS USED WITH THE OUTPUT COM-
00040			*		PARE FUNCTION TO GENERATE A 50 MSEC
00041			*		TIMEOUT. IT IS EQUIVALENT TO
00042			*		,
00043			*		50000 * (MCU INPUT FREQ) / 4 * 10**6
00044			*		
00045			*		VALUES FOR TYPICAL INPUT FREQS ARE:
00046			*		
00047			*		WAIT MCU INPUT FREQ
00048			## .a		
00049			*		30615 (\$7797) 2.45 MHZ
00050 00051			*		50000 (\$C350) 4.00 MRZ
00051			*		61375 (\$EFBF) 4.91 MHZ
00052				7 ****	T TO LOCUMEN ONLY DOLLD (VIDE)
00054			*		T IS ASSUMED THAT POWER (VPP) IS AVAILABLE
00055			*	10	O THE RESET PIN FOR PROGRAMMING.
00056			*	3. TH	HIC DANTINE DEDECADAS NO STRAND SWEETER
00057			*	J• 1n	HIS ROUTINE PERFORMS NO ERROR CHECKING.
00058			*	Pourting	respect initialisms as a second secon
				nounne paran	meter initialization, such as stack pointer, etc., must be done prior to entry.

Routine parameter initialization, such as stack pointer, etc., must be done prior to entry. (Use of PRObug will ensure all needed initialization.)

EPROM PROGRAMMING ROUTINE

PAGE	002	EPRO	MC	-SA:	1	EPR()M	*:	**	ROUTINE	то	PROGRAM	THE	MC68701	EPROM	***
00060																
00061					*	E Q	U	A '	r	E S						
00062																
00063			0008	Á	TCS	R	EQ	U		\$08	T	IMER CONT	rol/	STAT RE	GISTER	;
00064			0009	A	TIM	1ER	EQ	U		\$09	C	OUNTER RI	GIST	ER		
00065			000B			CMP				\$0B	0	UTPUT CON	1PARE	REGIST	ER	
00066			0014	A	EPM	CNT	EQ	U		\$14	R	AM/EPROM	CONT	ROL REC	ISTER	
00067																
89000					*	L 0	C	A I	L	VAR	I.	ABLES	5			
00069																
000704	0080						OR	G		\$80						
000714	0080		0002	. A	IMB	BEG	RM	B		2	S	TART OF 1	MEMOR	Y BLOCK	:	
000724	0082		0002	A	IME	END	RM	B		2		AST BYTE				
000734	0084		0002	A	PNT	r.	RM	Œ		2		IRST BYTI				n°Ma
000742	0086		0002	. A	WAI	Т	RM			2		OUNTER VA		DI KOM	O DU I	OII D
00075								_		_	~		шеы			
00076					*	E P	R	0	м	STA	R	TS H	ER	F		
00077								•	• •	D 2 11	1.1		LJ K	-		
000784	3000						OR	ec.		\$3000						
000792	3000	DE	84	А	EPF	ROM	LD			PNTR	s	AVE CALL	INC A	DCHMEN'	,	
000802								HX		244124		ESTORE W				
000814			80	Α			LD			IMBEG		SE STACK		, O14 Th		
00082										ALW SHIP CALLS	·	ob billon				
00083	3005	3C			EPE	ROO 2	ps	нх			Ç	AVE POINT	rep /	M CTACI	,	
000844			FE	A				AA		#\$FE						
00085				A				STAA		EPMCNT		REMOVE VPP, SET LATCH PPC=1. PLC=0			1	
00086		-		A			LDAA			X		MOVE DATA MEMORY-TO-L			T RECOVER A	
00087				Ā				LDX		PNTR		MOVE DATA MEMORI-TO-LAT GET WHERE TO PUT IT			LAIGH	
00088				A			STAA			X		STASH AND LATCH				
00089	3010	กล					IN					EXT ADDR	LIA L	211		
00090				A				X		PNTR		LL SET F	וזא פור	p v m		
00091				A)AA		#SFC					נממז:	
00092	_			Ā				CAA		EPMCNT		ENABLE EPROM POWER (V PPC=0. PLC=0			VPF)	
00093		,,	17	71				i tata		EL PROPE	r	ro-o, ru	C-U			
00094					* 1	anti.	T. A T. T	יומי	EV)	D 50 MCP	<u>ب</u>	TIMEOUT U	CTMC	Otternite	COMPA	3 T
00095						1011	PF.AL	L.X.	EU.	K JU FISE	U Ł	irreour o	DING	001101	COMPAI	CE +
00096	4 3017	חפ	04	A			7 7	212		TIATO		new awar n	E (1)	TIME AND AN		
00097				A			LI	טע סמכ		WAIT		ET CYCLE				
00098							CI			TIMER		SUMP CURR		VALUE		
00099				3 A A				.r. ED		TCSR OUTCMP		LEAR OCF		an an m		
00100				A				D DAA		#\$40		SET OUTPU NOW WAIT				
00101	1 3020	. 00	40	п			131	mn		1740	i)	IOM MUTI	rus i	J. r		
00102	. 2022	. 05	00		F7 T37	0007										
00102					EF	R004				TCSR						
00103				30 Z Z				ΞQ		EPRO04		OT YET				
00105								JLX				SETUP FOR	NEX	T ONE		
00106								X		Thereare		EXT	44			
00107				A			CPX BLS			IMEND		MAYBE DON	E			
00107										EPRO02		OT YET	· • • • • • • • • • • • • • • • • • • •			
00109				A				AAC		#SFF		REMOVE VP				
				A				ΓAΑ		EPMCNT		EPROM CAN		BE REA	D	
00110				A				JLX TV		THEOREM	H	RESTORE P	NIR			
00112				A				IX PC		PNTR		miramén is				
00112	n JVJJ	צני						rs ND			1	THAT'S AL	L			
TOTAL	FREGI	אק ח	በበበበሳ	^^	በሰብ		E.I	NI.)								
roinb	LaterOf	w v	JUUU"	00	ovu											

IMPORTANT NOTICE

Devices made with mask numbers T7A and C84 may generate multiple framing error flags in response to unframed data. These devices will eventually synchronize correctly after a framing error; but valid, framed data following an unframed byte may generate false framing error flags.