

MC6870, MC6871 series

MC6871A CRYSTAL OSC. 1.0 MHz (M) MOTOROLA

PIN WILL BE

actual size

MC6871A1.000 MHZ

Two-Phase Microprocessor Clocks (At least 3 places)
Designed to drive the Motorola MC6800 MPU (right of decimal pt.)

The Functional Module approach to data communications hardware design significantly decreases the time between the "idea" stage and the marketable product.

A fundamental building block in a modular microcomputer system is the 2-phase clock oscillator used to drive the microprocessor. Motorola is uniquely qualified to provide this building block because of expertise in the three relevant fields: oscillator design, quartz crystal technology, and thick film hybrid integrated circuit manufacturing.

This one-of-a-kind expertise has created several clocks designed to drive Motorola's MC6800 Microprocessor. This plug-in unit contains the crystal, the oscillator circuit, the NMOS and TTL drivers, and the waveshaping and interface circuitry; all the components necessary to provide the critical non-overlapping 2-phase waveforms used by the MC6800 MPU.

#### FEATURES

MHz can be ordered

Clock Module — Each clock module requires only a single 5 volt power supply. The NMOS outputs can drive highly capacitive loads ranging from 80 pf to 160 pf and meet all MPU input waveshape and timing requirements.

Each TTL output signal leads the  $\phi_2$  NMOS so that additional system device delays can be accommodated. All TTL outputs are buffered so they can drive 5 TTL devices and maintain all output specifications. Each module is crystal-controlled and is compensated for variations in temperature, voltage, and load. The standard frequency of each

model is 1 MHz; however, other frequencies between 250 kHz and 2.5

Reliability—Decreased Component Count—Thick film hybrids offer a reliability advantage that comes primarily from reduced component count and therefore reduced interconnections. Further, the single hermetic seal on the hybrid package reduces the failure rate whereas in a discrete design a separate sealing process with an associated failure rate is needed for each component.

**High Density Packaging** —The hybrid MPU clock allows compact microcomputer design. It takes up only 1.34"x .840" space and has a seated height of .200".

Ruggedized Design — Maximum reliability at minimum cost is the result of combining three of Motorola's fields of experience; quartz crystal technology, clock oscillator design, and thick film hybrid integrated circuit manufacturing. Mass automated production techniques assure volume production. Gold plating of all crystals and Class 100 clean room processing testify that no short cuts are taken that might diminish reliability. Environmental testing proves the effectiveness of the rugged design for those applications in which shock and vibration are likely hazards.

Complete Process Control — Motorola is the only totally integrated manufacturer of quartz frequency control devices; full control of all processes from growing, sawing, lapping, and finishing quartz to combining it with other components into an electronic product — the MC6870A, MC6871A, and MC6871B MPU clocks.

**Volume Production** — Production facilities are oriented to mass automated production techniques. And, if required, capital for expansion is available to meet even greater requirements.

### environmental specifications

Temperature Cycle: ±5 ppm max., 0 to 120°C, 3 cycles, 2 hrs. max. each, 25 ±2°C ref.

Shock: 1000G's 0.35 millisec, ½ sine wave

3 shocks each plane

Vibration: 10-55 Hz, .060" D.A.; 55-2000Hz, 35 G's. Duration Time—12 Hours **Humidity:** 85% Rel. Humidity, @ +85°C,

250 Hours

### mechanical specifications

Gross Leak Test: All units 100% leak tested in de-ionized H<sub>2</sub>O.

Hermetic Sealed Package: Mass spectrometer leak rate less than 2 x 10-8 atmos. cc/sec. of helium.

Seal Strengh: 20 lbs. max. force perpendicular to top and bottom.

Pin Material: Phosphor bronze, ¼ hard, Grade A. 00003" thick gold flash finish. Bend Test: Will withstand maximum bend of 90" reference to base for 1 bend.

Marking Ink: Epoxy, heat cured.

Solvent Resistance: Isopropyl Alcohol
Tricholoroethane Freon TMC. No marking or
seal destruction Dipped 1 minute @ +25°C
±5°C in solvent.

Note: (1) Unit can be cleaned by only one type solvent listed.

Note: (2) Ultrasonic degreaser not to be used unless frequency and vibration of cleaner specified

### solderability specifications

#### Materials

1.1 Solder: 60% tin and 40% lead

1.2 Flux: The flux shall be 25 percent by weight of Grade WW rosin and 75 percent by weight of 99 percent isopropyl alcohol.

#### Procedure

2.1 Solder Bath: The solder bath shall be maintained at 232  $\pm$ 6°C.

2.2 Solderability: Dip the terminals into the flux to the depth that is to be soldered or to a maximum depth of 0.25" from the body of the oscillator. Keep them in the flux for at least 5 seconds. Withdraw them from the flux. Dip them immediately into the molten solder to the same depth. Keep them in the molten solder for 2 to 5 seconds. Withdraw them and allow the solder to cool in air.

#### Requirements:

3.1 The terminals are considered solderable and acceptable for electrical connection purposes if 90 percent of the cold solder surface is uniform and free from breaks and pinholes. The other 10 percent of the cooled solder surface may show only pinholes, voids, or rough spots that are not concentrated in one area.

## specifications

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>ec</sub>	5.00±5%	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature	Tstg	-55 to +125	°C
Power Supply Drain (max.)	lpd	100	mA

ELECTRICAL CHARACTERISTICS (V  $_{cc}=5.0\,\pm\,5\%$  , V  $_{tt}=$  0,T  $_{A}=$  0° to 70°C, unless otherwise noted) Symbol Min Typ Max Unit

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency	<u> </u>				
Operating Frequency Frequency stability (inclusive of calibration tolerance at	fc	.250	±.01	2.5	MHz %
+25°C, operating temperature, input voltage change, load change, aging, shock and vibration)					
NMOS Outputs at 1.0 MHz Oper	ation**				
Pulse Width (meas. at V <sub>cc</sub> =3V dc level)	TØ₁H TØ₃H	430 450			ns ns
Logic Levels	V <sub>OLC</sub>	V <sub>11</sub> 1 V <sub>cc</sub> 3	1 1	V <sub>11</sub> +.3 V <sub>cc</sub> +.1	Vdc Vdc
Rise and Fall Times	t <sub>r</sub> t <sub>r</sub>	5 5	12 12	50 50	ns ns
*Overshoot/Undershoot Logic "1" Logic "0"	Vos	V <sub>66</sub> 5 V <sub>11</sub> 5		V.c+.5 V.+.5	Vdc Vdc
Pulse duration of any over- shoot or undershoot	Tos			40	ns
Period @ 0.3V dc Level	t <sub>cyc</sub>		1.00		us
Edge Timing @ V <sub>cc</sub> =0.3V dc	Tx	940			ns
NMOS Relationship @ +0.5V dc Level	t <sub>di</sub> t <sub>d2</sub>	0	L	8.0	us
TTL Outputs					
In ref. to Ø₂ NMOS @ 0.3V dc					
Ø <sub>2</sub> TTL @ +1.4V dc	T <sub>A</sub> T <sub>H</sub>	15 10	30 25	45 40	ns ns
Logic Levels	V <sub>OH</sub>	2.4	3.2 .3	.4	Vdc Vdc
Rise and Fall Times .4V and 2.4V 2.4V and .4V	t <sub>r</sub>			15 15	ns ns
Logic "0" Sink (/Gate)	loL			-1.6	mΑ
Logic "1" Source (/Gate)	Іон			+40	uΑ
Current Output Shorted	Isc	-18		57	mA
Load					
NMOS-Load Capacity Ø1, Ø2	CNMOS	80	120	160	pf
TTL-No. of Loads				5	ttl
TTL-Load Capacity	CTIL			50	pf

PIN	CONNECTION
1	GND
3	NC
5	Ø₂ TTL
7	V <sub>cc</sub> (+5VDC)
12	Ø₂ NMOS
13	Ø, NMOS
18	GND
20	NC
22	NC
24	NC

Note: All dimensions are in inches

<sup>\*</sup>Into specified test load


<sup>\*\*</sup>Apply the following parameters for frequencies other than 1.0 MHz:

TøiH=0.5 (P-140) ns

Tx=(P-60) ns


Tx=(P-60) ns

Tx=(P-60) reference of operation in nanoseconds



### **WAVEFORM TIMING**


### (ALL TIME IN NANOSECONDS)



4-607

# MC6871A

full function microprocessor clock 850 kHz to 2.5 MHz



## specifications

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	5.00±5%	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature	Tatg	-55 to +125	°C
Power Supply Drain (max.)	امرا	100	mA

ELECTRICAL CHARACTERISTICS (V  $_{cc}=5.0\pm5\%$  , V  $_{n}=0$  , T  $_{a}=0^{\circ}$  to 70 °C, unless otherwise noted)

Symbol	Min	Тур	Max	Unit
f <sub>c</sub>	.850	±.01	2.5	MHz %
			i	L
	400			-:-
TØ₂H	450			ns ns
V <sub>OLC</sub>	V1 V3		Vcc+.1	Vdc Vdc
t, t,	5 5	12 12	50 50	ns ns
Vos	V <sub>66</sub> 5		V <sub>4</sub> +5	Vdc Vdc
			40	ns
		1.00	<u> </u>	us
Tx	940			ns
t <sub>d1</sub>	0		8.0	us
	<u>~</u> _		0.0	
T <sub>A</sub>	15 10	30 25	45 40	ns ns
Tc	30	50	70	ns ns
			1	ns
<del>                                     </del>			120	
V <sub>OH</sub>	2.4	3.2	.4	Vdc Vdc
			15	ns
t <sub>r</sub>			15	ns
lou				mΑ
	<u> </u>			uA
Isc	-18		-5/	mA
<u> </u>	00	100	160	pf
UNMOS	80	120		ttl
+ ~ -				pf
	L			
es HOLD		MORY		<u>)                                      </u>
HOLD 1				Vdc
MEM- ORY READY	2		+.4	Vdc
	Tos tere Ty Tal Vos Tos tere Tx Tdi tdz  TA Th Tc Ty Tos tere Tx Tc Ty Tos Commos  Commos  Commos  Commos	### ### ### #### #####################	### 15 30 50 To 30 To 30 50 T	Tall

PIN	CONNECTION
1	GND
3	MEMORY CLOCK
5	Ø <sub>2</sub> TTL
7	V., (+5VDC)
12	Ø₂ NMOS
13	Ø. NMOS
18	GND
20	HOLD 1
22	MEMORY READY
24	2xfc

Note. All dimensions are in inches

<sup>\*</sup>Into specified test load

<sup>\*\*</sup>Must be externally held at "1" level (2.4V min., 5.0V max.) if not used


<sup>\*\*\*</sup> Apply the following parameters for frequencies other than 1 MHz:

10·H=0.5 (P-140) ns

1x=(P-60) ns

x=(P-60) ns


there P=desired period of operation in nanoseconds



4-609

## MC6871B

alternate function microprocessor clock 250 kHz to 2.5 MHz



## specifications

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	5.00±5%	Vdc
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature	Titg	-55 to +125	°C
Power Supply Drain (max.)	l <sub>pd</sub>	100	mA

ELECTRICAL CHARACTERISTICS (V<sub>cc</sub> = 5.0 ± 5%, V<sub>s</sub> = O,T<sub>A</sub> = 0° to 70°C, unless otherwise noted)


Characteristic Frequency Operating Frequency Frequency stability (inclusive of calibration tolerance at +25°C, operating temperature, input voltage change, load change, aging, shock and vibration)  NMOS Outputs at 1.0 MHz Operat Pulse Width (meas. at V <sub>c</sub> = −.3V dc level) Logic Levels  Rise and Fall Times  *Overshoot/Undershoot Logic "1" Logic "0"  Pulse duration of any overshoot or undershoot Period @ 0.3V dc Level Edge Timing @ V <sub>c</sub> = 0.3V dc NMOS Relationship @ +0.5V dc  TTL Outputs	f <sub>c</sub>	Min .250	<b>Typ ±</b> .01	2.5	MHz %
Operating Frequency Frequency stability (inclusive of calibration tolerance at +25°C, operating temperature, input voltage change, load change, aging, shock and vibration)  NMOS Outputs at 1.0 MHz Operat Pulse Width (meas. at V <sub>cc</sub> = -3V dc level) Logic Levels  Rise and Fall Times  *Overshoot/Undershoot Logic "1" Logic "0"  Pulse duration of any over- shoot or undershoot Period @ 0.3V dc Level Edge Timing W <sub>cc</sub> =0.3V dc NMOS Relationship @ +0.5V dc	f <sub>c</sub>	.250	±.01	2.5	
Pulse Width (meas. at $V_{cc} =3V$ dc level)  Logic Levels  Rise and Fall Times  *Overshoot/Undershoot Logic "1" Logic "0"  Pulse duration of any overshoot or undershoot  Period @ 0.3V dc Level  Edge Timing @ $V_{cc} = 0.3V$ dc  NMOS Relationship @ +0.5V dc					
V <sub>cc</sub> =3V dc level) Logic Levels  Rise and Fall Times  *Overshoot/Undershoot Logic "1" Logic "0"  Pulse duration of any overshoot or undershoot Period @ 0.3V dc Level Edge Timing @ V <sub>cc</sub> = 0.3V dc NMOS Relationship @ +0.5V dc	tion***				
Rise and Fall Times  *Overshoot/Undershoot Logic "1" Logic "0"  Pulse duration of any over- shoot or undershoot Period @ 0.3V dc Level Edge Timing @ V <sub>cc</sub> =0.3V dc NMOS Relationship @ +0.5V dc	TØ,H TØ₂H	430 450			ns ns
*Overshoot/Undershoot Logic "1" Logic "0" Pulse duration of any overshoot or undershoot Period @ 0.3V dc Level Edge Timing @ Vzc = 0.3V dc NMOS Relationship @ +0.5V dc	V <sub>OLC</sub>	V.,1 V.,3	_	V,,+.3 V <sub>cc</sub> +.1	Vdc Vdc
Logic "1" Logic "0"  Pulse duration of any over- shoot or undershoot  Period @ 0.3V dc Level  Edge Timing @ V <sub>cc</sub> =0.3V dc  NMOS Relationship @ +0.5V dc	t, t,	5 5	12 12	50 50	ns ns
shoot or undershoot Period @ 0.3V dc Level Edge Timing @ V <sub>cc</sub> =0.3V dc NMOS Relationship @ +0.5V dc	Vos	V <sub>cc</sub> 5 V,,5		V.,+.5 V.,+.5	Vdc Vdc
Edge Timing @ V <sub>c</sub> =0.3V dc NMOS Relationship @ +0.5V dc	Tos			40	ns
NMOS Relationship @ +0.5V dc	tere		1.00		us
@ +0.5V dc	Tx	940			ns
TTL Outputs	ta: taz	0 0		8.0	us
In ref. to Ø₂ NMOS @ 0.3V dc					
Ø <sub>2</sub> TTL @ 1.4V dc	T <sub>A</sub> T <sub>H</sub>	15 10	30 25	45 40	ns ns
Ø₁ Ungated @ 1.4V dc	T <sub>C</sub> T <sub>J</sub>	30 20	50 40	70 60	ns ns
2xfc @ 1.4V dc	T <sub>B</sub>	40	80	120	ns
Logic Levels	V <sub>OH</sub> V <sub>OL</sub>	2.4	3.2	.4	Vdc Vdc
Rise and Fall Times .4V and 2.4V 2.4V and .4V	t. tr			15 15	ns ns
Logic "0" Sink (/Gate)	I <sub>OL</sub>			1.6	mΑ
Logic "1" Source (/Gate)	Іон			+40	ųΑ
Current Output Shorted	Isc	—18		<b>—57</b>	mΑ
Load					
NMOS-Load Capacity Ø <sub>1</sub> , Ø <sub>2</sub>	CNMOS	80	120	160	pf
TTL-No. of Loads				5	ttl
TTL-Load Capacity	Cttl			50	pf
Logic Inputs** ("0" Level applies	ogic Inputs** ("0" Level applies HOLD)				
Holds Ø, NMOS 'High', Ø, NMOS 'Low', Ø, TTL 'Low'					
Holds Ø, NMOS 'Low', Ø2 NMOS F 'High', Ø2 TTL 'High'	HOLD 1	2		+.4	Vdc Vdc

*Into	specified	test	load
-------	-----------	------	------

<sup>\*\*</sup>Must be externally held at "1" level (2.4V min., 5.0V max.) if not used

PIN	CONNECTION
1	GND
3	Ø₂ TTL UNGATED
5	Ø2 TTL
7	V <sub>cc</sub> (+5VDC)
12	Ø₂ NMOS
13	Ø, NMOS
18	GND
20	HOLD 1
22	HOLD 2
24	2xfc

Note: 4xfc available on request Note: All dimensions are in inches



4-611