APPENDIX C

MCS-4 CUSTOM ROM ORDER FORM



4001 Metal Masked ROM

All custom ROM orders must be submitted on forms provided by Intel. Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a print-out of the truth table must accompany the order. Refer to Intel's Data Catalog for complete pattern specifications. Alternatively, the accompanying truth table may be used. Additional forms are available from Intel.

	For Intel use only			
CUSTOMER	S#	PPPP		
P.O. NUMBER	STD	ZZ		
r.o. Nomber	APP	DD		
DATE	DATE	I/O		
INTEL STANDARD MARKING	-			
The marking as shown at right must contain the Intel logo, the product type (P4001), the four digit Intel pattern num-		P4001 PPPP	— Intel Pattern Number	
ber (PPPP), a date code (XXXX), and the two digit chip number (DD). An optional customer identification number may be substituted for the chip number (ZZ).		Date Code	Chip Number or Customer Number	

MASK OPTION SPECIFICATIONS

- A. CHIP NUMBER _____ (Must be specified any number from 0 through 15 DD)
- B. I/O OPTION Specify the connection numbers for each I/O pin (next page). Examples of some of the possible I/O options are shown below:

EXAMPLES - DESIRED OPTION/CONNECTIONS REQUIRED

- 1. Non-inverting output 1 and 3 are connected.
- 2. Inverting output $-\ 1$ and 4 are connected.

Optional Customer Number (Maximum 6 characters or spaces)

- 3. Non-inverting input (no input resistor) only 5 is connected.
- 4. Inverting input (input resistor to V_{SS}) -2, 6, 7, and 9 are connected.
- 5. Non-inverting input (input resistor to $V_{\mbox{DD}})$ 2, 7, 8, and 10 are connected.
- 6. If inputs and outputs are mixed on the same port, the pins used as the outputs must have the internal resistor connected to either VDD or VSS (8 and 9 or 8 and 10 must be connected). This is necessary for testing purposes. For example, if there are 1 wo inverting inputs (with no input resistor) and 2 non-inverting outputs the connection would be made as follows:

Inputs - 2 and 6 are connected

Outputs - 1, 3, 8 and 9 are connected or


1, 3, 8 and 10 are connected

If the pins on a port are all inputs or all outputs the internal resistors do not have to be connected.

C. 4001 CUSTOM ROM PATTERN — Programming information should be sent in the form of computer purished cards or punched paper tape. In either case, a print-out of the truth table must accompany the order. Refer to Intel's Data Catalog for complete pattern specifications. Alternatively, the accompanying truth table may be used. Based on the particular customer pattern, the characters should be written as a "P" for a high level output = n-logic "0" (negative logic "0") or an "N" for a low level output = n-logic "1" (negative logic "1").

Note that NOP = BPPPP PPPPF = 0000 0000


4001 I/O Options



I/O_o (PIN 16)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)


- a. For T 2L compatibility on the I/O lines the supply voltages should be $V_{DD}^{}$ = -10V ±5%, $~V_{SS}^{}$ = +5V ±5%
- b. If non-inverting input option is used, $V_{IL} = -6.5$ Volts maximum (not TTL).



I/O₁ (PIN 15)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)


- a. For T^2L compatibility on the I/O lines the supply voltages should be $V_{DD}=-10V~\pm5\%,~V_{SS}~=+5V~\pm5\%$
- b. If non-inverting input option is used, $V_{IL} = -6.5$ Volts maximum (not TTL).



I/O₂ (PIN 14)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

- a. For T 2L compatibility on the I/O lines the supply voltages should be $V_{DD} \ = -10V \pm 5\%. \ V_{SS} \ = +5V \pm 5\%$
- b. If non-inverting input option is used, $V_{IL} = -6.5$ Volts maximum (not TTL).



I/O₃ (PIN 13)

CONNECTIONS DESIRED (LIST NUMBERS & CIRCLE CONNECTIONS ON SCHEMATIC)

- a. For T 2L compatibility on the I/O lines the supply voltages should be $V_{DD}^{}=-10V^{}\pm5\%$. VSS $^{}=+5V^{}\pm5\%$
- b. If non-inverting input option is used, $V_{IL} = -6.5$ Volts maximum (not TTL).

4001 CUSTOM ROM TRUTH TABLE

Customer	·		
P.O. No		 	
Chip No	•		
Date			



The customer truth pattern should be placed in the blue screen area. The white section above the screen area will be used by Intel to verify the customer pattern.

Based on the particular customer pattern, the characters should be written as a "P" for a high level output = n-logic "0" (negative logic "0") or an "N" for a low level output = n-logic "1" (negative logic "1").

n-logic "0"	(negative logic	U) or an	N for a low le	ever outp	out = n-logic "1" (r	regative ic	ogic i).
Word Number	INSTRUCTION OPR OPA Op	Word Number	INSTRUCTION OPR OPA 0 ₃ 0 ₂ 0 ₁ 0 ₀ 0 ₃ 0 ₂ 0 ₁ 0 ₀	Word Number	INSTRUCTION OPR OPA 03020100 03020100	Word Number	INSTRUCTION OPA OPA
0		32		64		96	
1		33		65		97	
2		34		66		98	111111111111
3		35		67		99	
4		36		68		100	4.00 (4.00)
5		37		69	343 91 11	101	
6		38	84-M22-911	70		102	
7		39		71		103	
8		40	23127578	72		104	
9	411.44	41	C-PANEATP	73		105	
10		42		74		106	
11		43		75.		107	
12	44-08-141-13	44	1223334448	76		108	
13	a heart 175	45	51524864E\$	77	<u>dreedar</u>	109	
. 14	A description	46		78	783E33500E	110	
15	a respectable	47		79		111	
16	3 × 6 2 × 2 8 4 1 1	48		80		112	
17		49	443711	81		113	
18		50		82		114	
. 19		51		83		115	
20		52		84		116	
21	a Arteria	53		85		117	
22	4636331	54	14101-941-11	86		118	1444-411
23	ja sa sa kan k	55		87 .	PREMISE	119	44444
24	3/6/25/5	56		88		120	
25		57		89	antalete	121	
26		.58		90		122	
27	NEFFECTA	59		91		123	
28		60		. 92		124	
29		61		93		125	
30	344-410	62		94		126	
31	INTEL CORP		vers Avenue, Sant	95		127	

INTEL CORP. 3065 Bowers Avenue, Santa Clara, California 95051 ● (408) 246-7501

4001 CUSTOM ROM TRUTH TABLE



Customer	 	
P.O. No		
Chip No.		
Date		

The customer truth pattern should be placed in the blue screen area. The white section above the screen area will be used by Intel to verify the customer pattern.

Based on the particular customer pattern, the characters should be written as a "P" for a high level output = n-logic "0" (negative logic "0") or an "N" for a low level output = n-logic "1" (negative logic "1").

Word	INSTRUCTION OPR OPA	Word	INSTRUCTION OPR OPA	Word	INSTRUCTION	ON Word	INSTRUCTION OPR OPA
Number	D ₃ D ₂ D ₁ D ₀ D ₃ D ₂ D ₁ D ₀	Number	$D_3D_2D_1D_0$ $D_3D_2D_1D_0$	Number		Number	0 ₃ 0 ₂ 0 ₁ 0 ₀ 0 ₃ 0 ₂ 0
128	MELLETSA	160	THETH	192		224	
129		161		193		225	
130		162		194		226	4+44-114
131		163	SEVENIETE:	195		227	14811
132		164		196	34441	228	
133	SMELLIE	165	HHT 1348	197	111241	229	
134		166		198	ALITA	230	4E 1.48
135		167		199	MILAT	231	
136	411. 100	168		200		232	
137	PHI DAY	169		201		233	
138		170		202	1124	234	
139		171	111-111	203		235	
140	411.411	172		204		236	
141		173	1115 + 1115	205		237	
142	LATA LANTI	174		206		238	E Hereit
143	54. * [54. P.] .	175	III.	207		239	
144	a PU con 113	176	MINERIA	208	MAN TE	240	1445
145		177		209	THEAT	241	
146	4470.4	178	Bee Ha	210		242	111214
147		179		211		243	
148		180		212		244	
149		181		213		245	
150		182		214		246	
151		183		215		247	
152		184		216		248	14
153		185	LEPTINE	217	+1116-111	249	
154	HIELDEN	186	441144	218	MILLET	250	
155	MIT. ATT	187		219		`251	
156		188	LETTA HE	220	1114 75	252	
157		189	HTLEHELL	221	MILLER	253	
158		190		222	1111	254	
159		191		223	MITTER PRO	055	

INTEL CORP. 3065 Powers Avenue, Santa Clara, California 95051 • (408) 246-7501