

计算机体系结构实验

MIPS PIPELINE

流水线 cpu 设计实验

测 试 手 册

实验组成员：张瑞祎，徐栋，李乾科

手册编者：李乾科

2014-6-10

目 录

首页	1
目录	2
单条指令测试	3
R-type 指令	3
I-type 指令	6
lw,sw 及其相关指令测试	11
跳转及分支指令测试	14
冒险测试	17
test-1	17
test-2	20
test-3	25
程序测试	33
计数器	33
冒泡排序	34

ram[3]=32'b0000000_00001_00100_0011000000100010; //sub r1 r4 = -3 -> r6 溢出

/pipeline_vlg_tst/eachvec	x								
/pipeline_vlg_tst/Clk	1								
/pipeline_vlg_tst/IR_IF	0000000x	00813022	01043022	7c023c20	20a8003c	2288003c			
/pipeline_vlg_tst/ALUOp_ID	e	e	f		a	e			
/pipeline_vlg_tst/ALU_OpA	7ffffffc	00000002	00000004	80000001	00000000	00000003			
/pipeline_vlg_tst/ALU_OpB	0000003c	7ffffffe	00000001	00000004	00000002	0000003c			
/pipeline_vlg_tst/ALU_out	80000038	00000000	00000003	7ffffffd	00000002	0000003f			
/pipeline_vlg_tst/ShiftAmount	x0	0x	0x	0x	x0	0x			
/pipeline_vlg_tst/Shifter_out	xxxxxxx0	x000000x	0000000x	0000000x	000x000x	x000000x			
/pipeline_vlg_tst/Data_out	xxxxxxx0								
/pipeline_vlg_tst/PC_in	00000020	0000000c	00000010	00000014	00000018	0000001c			
/pipeline_vlg_tst/PC_out	0000001c	00000008	0000000c	00000010	00000014	00000018	0000001c		
/pipeline_vlg_tst/Jump_ID	0								
/pipeline_vlg_tst/Rs_EX_Forward	0	0							
/pipeline_vlg_tst/Rs_ID	14	03	04	08	00	05			
/pipeline_vlg_tst/Rt_EX_Forward	0	0							
/pipeline_vlg_tst/Rt_ID	08	16	01	04	02	08			
/pipeline_vlg_tst/Rd_EX	08	05	06			07			
/pipeline_vlg_tst/Rd_ID	00	05	06		07	00			
/pipeline_vlg_tst/Mem	07		05		06				
/pipeline_vlg_tst/Rd_Write_Byte_en_Mem	f	f	0	f		0			
/pipeline_vlg_tst/Rd_in	00000002		00000003	80000000	00000003	7ffffffd			

subu

ram[9]=32'b00000000010000110011000000100011; //subu r2 r3 = -1 -> r6

	Msgs								
/pipeline_vlg_tst/eachvec									
/pipeline_vlg_tst/Clk									
/pipeline_vlg_tst/IR_IF	0ae8827	00433023	390bffff	70406021	70406020	00ae8827			
/pipeline_vlg_tst/ALUOp_ID		0	1	9	3				
/pipeline_vlg_tst/ALU_OpA	00000002	00000000	00000002		00000002				
/pipeline_vlg_tst/ALU_OpB	00000000	0... ffd50000	00000003	0000ffff	00000000				
/pipeline_vlg_tst/ShiftAmount	x		0x		0x				
/pipeline_vlg_tst/ALU_out	0000001e	ffd50000	ffffff		00000000				
/pipeline_vlg_tst/Shifter_out	00000000		x000000x		00000000				
/pipeline_vlg_tst/Data_out	xxxxxxx								
/pipeline_vlg_tst/PC_in	00000038	0... 00000028	0000002c	00000030	00000034				
/pipeline_vlg_tst/PC_out	00000034	00000024	00000028	0000002c	00000030	00000034			
/pipeline_vlg_tst/Jump_ID									
/pipeline_vlg_tst/Rs_EX_Forward		0							
/pipeline_vlg_tst/Rs_ID	2	05	00	02	08	02			
/pipeline_vlg_tst/Rt_EX_Forward		0							
/pipeline_vlg_tst/Rt_ID	0	09	0a	03	0b	00			
/pipeline_vlg_tst/Rd_ID		00	1f	06	1f	0c			
/pipeline_vlg_tst/Rd_Write_Byte_...		0	f						
/pipeline_vlg_tst/Rd_in	xxxxxxx	80000038		ffd50000	ffffff				

nor

ram[13]=32'b000000000101011101000100000100111; //nor r5 r14 -> r17

	Msgs								
/pipeline_vlg_tst/eachvec									
/pipeline_vlg_tst/Clk									
/pipeline_vlg_tst/IR_IF	9707fff	00ae8827	002b6807	002a7142	00c7782b	29707fff			
/pipeline_vlg_tst/ALUOp_ID		3	2						
/pipeline_vlg_tst/ALU_OpA	0000001	00000002			00000001				
/pipeline_vlg_tst/ALU_OpB	xxxxxxx	00000000							
/pipeline_vlg_tst/ShiftAmount	5	0X			01	05			
/pipeline_vlg_tst/ALU_out	xxxxxxx	00000...0000001e	00000020						
/pipeline_vlg_tst/Shifter_out	xxxxxxx	00000000							
/pipeline_vlg_tst/Data_out	xxxxxxx								
/pipeline_vlg_tst/PC_in	0000044	00000...00000038	0000003c	00000040	00000044				
/pipeline_vlg_tst/PC_out	0000044	00000034	00000038	0000003c	00000040	00000044			
/pipeline_vlg_tst/Jump_ID									
/pipeline_vlg_tst/Rs_EX_Forward		0							
/pipeline_vlg_tst/Rs_ID	1	02	05	01					
/pipeline_vlg_tst/Rt_EX_Forward		0							
/pipeline_vlg_tst/Rt_ID	a	00	0e	0b	0a				
/pipeline_vlg_tst/Rd_ID	e	0c	11	0d	0e				
/pipeline_vlg_tst/Rd_Write_Byte_...		f							
/pipeline_vlg_tst/Rd_in	0000020	ffffff	00000000	0000001e	00000020				


srav

ram[14]=32'b000000000001010110110100000000111; //srav r1 r11 -> r13

	Msgs								
/pipeline_vlg_tst/eachvec									
/pipeline_vlg_tst/Clk									
/pipeline_vlg_tst/IR_IF	xxxxxxx	002b6807	002a7142	00c7782b	29707fff				
/pipeline_vlg_tst/ALUOp_ID		2			7				
/pipeline_vlg_tst/ALU_OpA	xxxxxxx	0...		00000001					
/pipeline_vlg_tst/ALU_OpB	xxxxxxx	0...							
/pipeline_vlg_tst/ShiftAmount	x	0X		01	05				
/pipeline_vlg_tst/ALU_out	xxxxxxx	0...	00000020						
/pipeline_vlg_tst/Shifter_out	xxxxxxx	0...							
/pipeline_vlg_tst/Data_out	xxxxxxx								
/pipeline_vlg_tst/PC_in	0000048	0...	0000003c	00000040	00000044	00000048			
/pipeline_vlg_tst/PC_out	0000048	00000038	0000003c	00000040	00000044	00000048			
/pipeline_vlg_tst/Jump_ID									
/pipeline_vlg_tst/Rs_EX_Forward		0							
/pipeline_vlg_tst/Rs_ID	5	02	05	01		06			
/pipeline_vlg_tst/Rt_EX_Forward		0							
/pipeline_vlg_tst/Rt_ID	7	00	0e	0b	0a	07			
/pipeline_vlg_tst/Rd_ID	f	0c	11	0d	0e	0f			
/pipeline_vlg_tst/Rd_Write_Byte_...		f							
/pipeline_vlg_tst/Rd_in	xxxxxxx	00000000	0000001e	00000020					


rotr

ram[15]=32'b000000000001010100111000101000010; //rotr r10 5 -> r14



sltu

ram[16]=32'b000000000110001110111100000101011; //sltu r12 r13 -> r15



2、I-type 指令

seb

ram[4]=32'b011111000000000100011110000100000; //seb r2 = 0 -> r7

	Msgs	
/pipeline_vlg_tst/eachvec	x	
/pipeline_vlg_tst/Clk	0	
/pipeline_vlg_tst/IR_IF	390bffff	7c023c20 20a8003c 2288003c 24a9003c 3c0affd5
/pipeline_vlg_tst/ALUOp_ID	0	f a e
/pipeline_vlg_tst/ALU_OpA	00000000	0...00000001 00000000 7ffffffc
/pipeline_vlg_tst/ALU_OpB	ffd50000	0...00000004 00000002 00000003c
/pipeline_vlg_tst/ShiftAmount	xx	0X 0X x0 xX
/pipeline_vlg_tst/ALU_out	ffd50000	0...fffffffd 00000002 80000038
/pipeline_vlg_tst/Shifter_out	xxxxxxxx	X...0000000X 000X000X
/pipeline_vlg_tst/Data_out	xxxxxxxx	
/pipeline_vlg_tst/PC_in	00000028	0...00000014 00000018 0000001c 00000020
/pipeline_vlg_tst/PC_out	00000028	00000010 00000014 00000018 0000001c 00000020
/pipeline_vlg_tst/Jump_ID	0	
/pipeline_vlg_tst/Rs_EX_Forward	0	0
/pipeline_vlg_tst/Rs_ID	00	04 01 00 05 14
/pipeline_vlg_tst/Rt_EX_Forward	0	0
/pipeline_vlg_tst/Rt_ID	0a	01 04 02 08
/pipeline_vlg_tst/Rd_ID	1f	06 07 00
/pipeline_vlg_tst/Rd_Write_Byte_...	0	f
/pipeline_vlg_tst/Rd_in	80000038	0...10000001 00000003 fffffffd 00000002

addi

ram[5]=32'b0010000010101000000000000111100; //addi r5 im = 111111 -> r8 溢出

ram[6]=32'b001000_10100_01000_00000000000111100; //addi r20 im = 111111 -> r8 不溢出

	Msgs	
/pipeline_vlg_tst/eachvec	x	
/pipeline_vlg_tst/Clk	1	
/pipeline_vlg_tst/IR_IF	390bffff	20a8... 2288003c 24a9003c 3c0affd5 00433023 390bffff
/pipeline_vlg_tst/ALUOp_ID	1	a e 0
/pipeline_vlg_tst/ALU_OpA	00000002	00000000 7ffffffc 00000000
/pipeline_vlg_tst/ALU_OpB	00000003	00000002 00000003c ffd50000
/pipeline_vlg_tst/ShiftAmount	0X	x0 xX
/pipeline_vlg_tst/ALU_out	fffffffd	00000002 80000038 ffd50000
/pipeline_vlg_tst/Shifter_out	X000000x	000X000X
/pipeline_vlg_tst/Data_out	xxxxxxxx	
/pipeline_vlg_tst/PC_in	0000002c	00000018 0000001c 00000020 00000024 00000028
/pipeline_vlg_tst/PC_out	00000028	0000... 00000018 0000001c 00000020 00000024 00000028
/pipeline_vlg_tst/Jump_ID	0	
/pipeline_vlg_tst/Rs_EX_Forward	0	0
/pipeline_vlg_tst/Rs_ID	02	00 05 14 05 00
/pipeline_vlg_tst/Rt_EX_Forward	0	0
/pipeline_vlg_tst/Rt_ID	03	02 08 09 0a
/pipeline_vlg_tst/Rd_ID	06	07 00 1f
/pipeline_vlg_tst/Rd_Write_Byte_...	f	f 0
/pipeline_vlg_tst/Rd_in	xxxxxxxx	00000003 fffffffd 00000002 80000038

lui

ram[8]=32'b001111000000101011111111010101; //lui 1111111111010101 -> r10

	Msgs	
/pipeline_vlg_tst/eachvec		
/pipeline_vlg_tst/Clk		
+ /pipeline_vlg_tst/IR_IF	0406020	3c0...00433023 390bffff 70406021 7040602
+ /pipeline_vlg_tst/ALUOp_ID		0 1 9
+ /pipeline_vlg_tst/ALU_OpA	0000002	00000000 00000002
+ /pipeline_vlg_tst/ALU_OpB	0000000	0000003c ffd50000 00000003 0000ffff
+ /pipeline_vlg_tst/ShiftAmount	X	0X
+ /pipeline_vlg_tst/ALU_out	0000000	ffd50000 ffffffff
+ /pipeline_vlg_tst/Shifter_out	0000000	X000000x
+ /pipeline_vlg_tst/Data_out	xxxxxxx	
+ /pipeline_vlg_tst/PC_in	0000034	00000024 00000028 0000002c 00000030
+ /pipeline_vlg_tst/PC_out	0000030	000...00000024 00000028 0000002c 0000003
/pipeline_vlg_tst/Jump_ID		
+ /pipeline_vlg_tst/Rs_EX_Forward		0
+ /pipeline_vlg_tst/Rs_ID	2	05 00 02 08
+ /pipeline_vlg_tst/Rt_EX_Forward		0
+ /pipeline_vlg_tst/Rt_ID	0	09 0a 03 0b
+ /pipeline_vlg_tst/Rd_ID	0	00 1f 06 1f
+ /pipeline_vlg_tst/Rd_Write_Byte...		0 f
+ /pipeline_vlg_tst/Rd_in	ffffff	80000038 ffd50000

xori

ram[10]=32'b001110010000101111111111111111; //xori 111111110111110 -> r11

	Msgs	
/pipeline_vlg_tst/eachvec		
/pipeline_vlg_tst/Clk		
+ /pipeline_vlg_tst/IR_IF	02b6807	390bffff 70406021 70406020 00ae8827 002b680
+ /pipeline_vlg_tst/ALUOp_ID		1 9 3 2
+ /pipeline_vlg_tst/ALU_OpA	0000002	00000002 00000002
+ /pipeline_vlg_tst/ALU_OpB	0000000	00000003 0000ffff 00000000
+ /pipeline_vlg_tst/ShiftAmount	X	0X 0X
+ /pipeline_vlg_tst/ALU_out	000001e	ffffffff 00000000 0000001e
+ /pipeline_vlg_tst/Shifter_out	0000000	X000000x 00000000
+ /pipeline_vlg_tst/Data_out	xxxxxxx	
+ /pipeline_vlg_tst/PC_in	0000038	0000002c 00000030 00000034 00000038
+ /pipeline_vlg_tst/PC_out	0000038	0000...0000002c 00000030 00000034 0000003
/pipeline_vlg_tst/Jump_ID		
+ /pipeline_vlg_tst/Rs_EX_Forward		0
+ /pipeline_vlg_tst/Rs_ID	2	02 08 02
+ /pipeline_vlg_tst/Rt_EX_Forward		0
+ /pipeline_vlg_tst/Rt_ID	0	03 0b 00
+ /pipeline_vlg_tst/Rd_ID	0	06 1f 0c
+ /pipeline_vlg_tst/Rd_Write_Byte...		f
+ /pipeline_vlg_tst/Rd_in	xxxxxxx	ffd50000 ffffffff

clo

ram[11]=32'b011100_00010_00000_0110000000100001; //clo r2 = 0 -> r12

	Msgs							
/pipeline_vlg_tst/eachvec								
/pipeline_vlg_tst/Clk								
+ /pipeline_vlg_tst/IR_IF	02a7142	70406021	70406020	00ae8827	002b6807	002a7142		
+ /pipeline_vlg_tst/ALUOp_ID		1	9	3	2			
+ /pipeline_vlg_tst/ALU_OpA	0000001	000...		00000002				
+ /pipeline_vlg_tst/ALU_OpB	xxxxxxx	000...	0000ffff	00000000				
+ /pipeline_vlg_tst/ShiftAmount	1	0X		0X				
+ /pipeline_vlg_tst/ALU_out	xxxxxxx	ffffff		00000000	0000001e	00000020		
+ /pipeline_vlg_tst/Shifter_out	xxxxxxx	X00...		00000000				
+ /pipeline_vlg_tst/Data_out	xxxxxxx							
+ /pipeline_vlg_tst/PC_in	0000040	000...	00000030	00000034	00000038	0000003c		
+ /pipeline_vlg_tst/PC_out	000003c	0000002c	00000030	00000034	00000038	0000003c		
/pipeline_vlg_tst/Jump_ID								
+ /pipeline_vlg_tst/Rs_EX_Forward		0						
+ /pipeline_vlg_tst/Rs_ID	1	02	08	02		05		
+ /pipeline_vlg_tst/Rt_EX_Forward		0						
+ /pipeline_vlg_tst/Rt_ID	0	03	0b	00		0e		
+ /pipeline_vlg_tst/Rd_ID	d	06	1f	0c		11		
+ /pipeline_vlg_tst/Rd_Write_Byte_...		f						
+ /pipeline_vlg_tst/Rd_in	000001e	ffd50000	ffffff			00000000		

clz

ram[12]=32'b011100_00010_00000_01100_00000100000; //clz r2 = 30 -> r12

	Msgs							
/pipeline_vlg_tst/eachvec								
/pipeline_vlg_tst/Clk								
+ /pipeline_vlg_tst/IR_IF	0c7782b	70406020	00ae8827	002b6807	002a7142	00c7782b		
+ /pipeline_vlg_tst/ALUOp_ID		9	3	2				
+ /pipeline_vlg_tst/ALU_OpA	0000001	00000002				00000001		
+ /pipeline_vlg_tst/ALU_OpB	xxxxxxx	00000000						
+ /pipeline_vlg_tst/ShiftAmount	5	0X				01		
+ /pipeline_vlg_tst/ALU_out	xxxxxxx	00000000	0000001e	00000020				
+ /pipeline_vlg_tst/Shifter_out	xxxxxxx	00000000						
+ /pipeline_vlg_tst/Data_out	xxxxxxx							
+ /pipeline_vlg_tst/PC_in	0000044	00000034	00000038	0000003c	00000040			
+ /pipeline_vlg_tst/PC_out	0000040	00000030	00000034	00000038	0000003c	00000040		
/pipeline_vlg_tst/Jump_ID								
+ /pipeline_vlg_tst/Rs_EX_Forward		0						
+ /pipeline_vlg_tst/Rs_ID	1	08	02		05	01		
+ /pipeline_vlg_tst/Rt_EX_Forward		0						
+ /pipeline_vlg_tst/Rt_ID	a	0b	00		0e	0b		
+ /pipeline_vlg_tst/Rd_ID	e	1f	0c		11	0d		
+ /pipeline_vlg_tst/Rd_Write_Byte_...		f						
+ /pipeline_vlg_tst/Rd_in	0000020	ffffff			00000000	0000001e		

slti

ram[17]=32'b001010010111000001111111111111; //slti r11 0x7fff -> r16

	Msgs				
◆ /pipeline_vlg_tst/eachvec					
◆ /pipeline_vlg_tst/Clk					
+ ◆ /pipeline_vlg_tst/IR_IF	0c7782b	00c7...	29707fff		
+ ◆ /pipeline_vlg_tst/ALUOp_ID			7	5	
+ ◆ /pipeline_vlg_tst/ALU_OpA	0000001	00000001			
+ ◆ /pipeline_vlg_tst/ALU_OpB	xxxxxxx			00007fff	
+ ◆ /pipeline_vlg_tst/ShiftAmount	5	05			
+ ◆ /pipeline_vlg_tst/ALU_out	xxxxxxx				
+ ◆ /pipeline_vlg_tst/Shifter_out	xxxxxxx				
+ ◆ /pipeline_vlg_tst/Data_out	xxxxxxx				
+ ◆ /pipeline_vlg_tst/PC_in	0000044	00000044	00000048	0000004c	
+ ◆ /pipeline_vlg_tst/PC_out	0000040	0000...	00000044	00000048	0000004
◆ /pipeline_vlg_tst/Jump_ID					
+ ◆ /pipeline_vlg_tst/Rs_EX_Forward		0			
+ ◆ /pipeline_vlg_tst/Rs_ID	1	01	06	0b	
+ ◆ /pipeline_vlg_tst/Rt_EX_Forward		0			
+ ◆ /pipeline_vlg_tst/Rt_ID	a	0a	07	10	
+ ◆ /pipeline_vlg_tst/Rd_ID	e	0e	0f		
+ ◆ /pipeline_vlg_tst/Rd_Write_Byte...		f			
+ ◆ /pipeline_vlg_tst/Rd_in	0000020	00000020			

3、sw 、 lw 及其相关指令测试

initial

```


register[0] = 0;
register[1] = 1;
register[2] = 5;
register[3] = 4;
register[4] = 3;
register[5] = 2;
register[8] = 32'hffffffe;
register[9] = 9;
register[20] = 32'h7ffffffc;
register[21] = 32'h7ffffffd;
register[22] = 32'hffffffe;

```

```

ram[0] = {16'b101011_00000_01001,16'd512}; //sw reg[9] -> IM[512]
ram[1] = {16'b100011_00000_01110,16'd512}; //lw IM[512] -> reg[14]
ram[2] = 32'b000000_01110_00001_00000_100000; add r14 + r1 -> r1;

```



r14 并未有初值，其值是从 r9 转入内存再转入 r14，因此，add 的正常执行表示 sw 与 lw 都正常执行了。

lw,sw 及其相关指令的综合测试

state:

本项测试将 lwl,lwr,swl,swr 中每一种转存方式都测试了一次，详情请看以下测试

initial

```

register[0] = 32'h0;
register[1] = 32'h11112345;
register[2] = 32'h2;
register[3] = 32'h3;
register[4] = 32'h4;
register[5] = 32'h55556789;
register[8] = 32'h88;
register[9] = 32'h5467_8932;
register[10] = 32'h3476_8906;
register[11] = 32'hffa_bcde;
register[12] = 32'h6789_3954;
register[13] = 32'h88;
register[30] = 32'hfff_fff;
register[31] = 32'h7fff_fff;

```

二进制代码:

```

ram[0] = 32'b0;
ram[1] = 32'b0;
ram[2] = 32'b0;
ram[3] = 32'b0;

```


```



ram[4] = {16'b101011_00000_01001,16'd512};//sw  Reg[9] -> DM[512]
ram[5] = {16'b101010_00000_11111,16'd256};//swl reg[31] -> DM[256]
ram[6] = {16'b100011_00000_00011,16'd512};//lw ID[512] -> reg[3]
ram[7] = {16'b100010_00000_00011,16'd513};//lwl DM[513] -> reg[3]
ram[8] = {16'b100010_00000_00011,16'd514};//lwl DM[514] -> reg[3]
ram[9] = {16'b100010_00000_00011,16'd515};//lwl DM[515] -> reg[3]
ram[10] = {16'b100110_00000_00011,16'd513};//lwr DM[513] -> reg[3]
ram[11] = {16'b100110_00000_00011,16'd514};//lwr DM[514] -> reg[3]
ram[12] = {16'b100110_00000_00011,16'd515};//lwr DM[515] -> reg[3]
ram[13] = {16'b101010_00000_11111,16'd513};//swl reg[31] -> DM[513]
ram[14] = {16'b101010_00000_11111,16'd514};//swl reg[31] -> DM[514]
ram[15] = {16'b101010_00000_11111,16'd515};//swl reg[31] -> DM[515]
ram[16] = {16'b101110_00000_11111,16'd513};//swr reg[31] -> DM[513]
ram[17] = {16'b101110_00000_11111,16'd514};//swr reg[31] -> DM[514]
ram[18] = {16'b101110_00000_11111,16'd515};//swr reg[31] -> DM[515]


```

仿真截图：

以下截图五个周期一张图，每张图无重复周期







4、跳转及分支指令测试

initial:

```

register[0] = 0;
register[1] = 1;
register[2] = 5;
register[3] = 4;
register[4] = 3;
register[5] = 2;
register[8] = 32'hffffffe;
register[9] = 9;
register[20] = 32'h7ffffffc;
register[21] = 32'h7ffffffd;
register[22] = 32'hffffffe;


```

begz

```

ram[0] = 32'b000001_01000_00001_0000000000000000000000; //bgez r8 -> 1 跳转失败
ram[1] = 32'b000001_01001_00001_0000000000000000000000; //bgez r9 -> 1 跳转成功
ram[2] = 32'b000000_00001_00010_0010100000100000; //add r1 r2 = 6 -> r5
ram[3] = 32'b000000_00000_00101_0101100000100000; //add r0 r5 = ? -> r11


```



从图中可以看出，r0+r5 的值为 2，意味着跳过了 r5 加为 6 的指令操作，跳转有效

begzal


```
ram[0] = 32'b000001_01000_10001_0000000000000001; //bgez r8 -> 1 跳转失败
ram[1] = 32'b000001_01001_10001_0000000000000001; //bgez r9 -> 1 跳转成功
ram[2] = 32'b000000_00001_00010_0010100000100000; //add r1 r2 = 6 -> r5
ram[3] = 32'b000000_00000_00101_0101100000100000; //add r0 r5 = ? -> r11
```



原理同 begz，r0+r5 的值为 2，begzal 有效

j


```
ram[0] = 32'b001000_00000_01000_0000000000000100; //addi r0 im(4) -> r8
ram[1] = 32'b001000_01000_01000_0000000000000001; //addi r8 im(1) -> r8
ram[2] = 32'b000010_00000_00000_0000000000000001; //j jump to 1
```

从图中可以看出，r8 在不断的加一，因此 j 指令生效

beq:

```
ram[0] = 32'b001000_00000_00001_0000000000000001; //addi r0 im(1) -> r1
ram[1] = 32'b000000_00001_00001_0001000000100000; //add r1 r1 -> r2
ram[2] = 32'b000000_00010_00000_0001100000100000; //add r2 r0 -> r3
ram[3] = 32'b000100_00001_00010_0000000000000001; //beq (r1 == r2)? ->1 跳转失败
ram[4] = 32'b000100_00011_00010_0000000000000001; //beq (r3 == r2)? ->1 跳转成功
ram[5] = 32'b001000_00000_00011_0000000000000001; //addi r0 im(1) -> r3
ram[6] = 32'b000000_00000_00011_00110_00000100111; //nor r0 r3 -> r6
```



conclusion:

经以上测试，单条指令的功能都已实现

二、冒险测试

test-1:

test-1 测试数据冒险，将 I-type R-type 指令的数据冒险均测试了一遍

每条指令中用的寄存器都是上一条指令更新的寄存器

test-1 的截图每张截图 5 个周期，不同截图的周期不重复

initial

register[0] = 0;



register[1] = 1;



register[2] = 2;

二进制代码:

```
ram[0]=32'b000000_00001_00010_0010100000100000; //add r1 r2 = 3 -> r5
ram[1]=32'b000000_00101_00001_0011000000100010; //sub r5 r1 = 2 -> r6
ram[2]=32'b011111_00000_00110_0011110000100000; //seb r6 = 2 -> r7
ram[3]=32'b001000_00111_01000_000000000001111100; //addi r7 im = 111110 -> r8 溢
ram[4]=32'b001001_01000_01001_00000000000000001; //addiu r8 im = 111111 -> r9
ram[5]=32'b000000_01001_00101_0101000000100011; //subu r9 r5 = 111100 -> r10
ram[6]=32'b001110_01010_01011_00000000000111111; //xori r10 im = 3 -> r11
ram[7]=32'b011100_01011_00000_0110000000100001; //clo r11 = 0 -> r12
ram[8]=32'b011100_01011_00000_0110000000100000; //clz r11 = 30 -> r12
ram[9]=32'b000000_00101_01100_0110100000100111; //nor r5 r12 -> r13
ram[10]=32'b000000_00001_01011_0111000000000111; //sra r1 r11 -> r14
ram[11]=32'b000000_00001_01110_0111100100000010; //rotr r14 4 -> r15
ram[12]=32'b000000_01111_01110_1000000000101011; //sltu r15 r14 -> r16
ram[13]=32'b001010_10000_10000_0111111111111111; //sli r16 0x7fff -> r16
```

仿真截图:





test-1-conclusion:

经以上测试，I-type R-type 指令的数据冒险都无误

test-2:

本次测试进行利用多次跳转及分支完成了一个 for 循环，可完成连续跳转的冒险测试，以及数据冒险和控制冒险夹杂并且同时发生的测试。

汇编代码的意义是：将 r1 加为 1，r2 加为 2，r3 加为 3，r5 加为 0，然后进入循环。

循环做的是：begzal 跳过 begz，然后下面每次使 r5 加一，直到 r5 大于等于 r2，就使得 begzal 不执行，然后执行 begz，跳过 jump，结束循环。最后五个 add 是希望得到 r1~r5 的值，来看是否和预期值相同。



initial:



本次测试寄存器全无初始化，仅用到 r0 = 0;



二进制代码:



```
ram[0] = 32'b00100000000000010000000000000001; //addi r0 im(1) -> r1
ram[1] = 32'b00000000001000010001000000100000; //add r1 r1 -> r2
ram[2] = 32'b00000000001000000001100000100000; //add r1 r0 -> r3
ram[3] = 32'b00100000000010100000000000000000; //addi r0 im(0) -> r5
ram[4] = 32'b00000100011100010000000000000001; //begzal r3 -> 1
ram[5] = 32'b00000100101000010000000000000100; //begz r5 -> 4
ram[6] = 32'b00000000101000100010000000101011; //sltu (r5 r2) r4
ram[7] = 32'b00000000101000010010100000100000; //add r5 r1 -> r5
ram[8] = 32'b00000000100000010010100000100010; //sub r4 r1 -> r3
ram[9] = 32'b00001000000000000000000000000100; //j to 6*4
// r1=1 r2=2 r3=-1 r4=-1 r5=4
ram[10] = 32'b000000_00000_00001_00110_00000100000; //add r0 r1 -> r6
ram[11] = 32'b000000_00000_00010_00110_00000100000; //add r0 r2 -> r6
ram[12] = 32'b000000_00000_00011_00110_00000100000; //add r0 r3 -> r6
ram[13] = 32'b000000_00000_00100_00110_00000100000; //add r0 r4 -> r6
ram[14] = 32'b000000_00000_00101_00110_00000100000; //add r0 r5 -> r6
```


仿真截图:











conclusion:

图中可看出，最后的五个 add 得到的寄存器 r1~r5 的值都与预期值相同，连续执行跳转指令以及数据冒险和控制冒险同时发生的情况，该流水线 CPU 都能很好的解决，并无差错。

test-3:

本次测试在 test-2 的基础上加入了 sw, lw 指令，用于测试内存存取与其他类型指令冒险的结合性


r10 为 9;



汇编代码的意义是：将 r1 加为 1，r2 加为 2，r3 加为 2，然后将 r3 存入内存的 512，然后进入循环，循环里做的是：r3 每回合+1，直到 r3 等于 r10，则 begz 不执行，就不跳过 lw，然后将 r3 从内存 512 中取出前面存入的 2，则执行 beg，跳过 jump，结束循环。


```
ram[0] = 32'b001000_00000_00001_0000000000000001; //addi r0 im(1) -> r1
ram[1] = 32'b000000_00001_00001_0001100000100000; //add r1 r1 -> r3
ram[2] = 32'b000000_00011_00000_0001000000100000; //add r3 r0 -> r2
ram[3] = {16'b101011_00000_00011,16'd512}; // sw reg[3] -> DM[512]
ram[4] = 32'b001000_00011_00011_0000000000000001; //addi r3 im(1) -> r3
ram[5] = 32'b000000_01001_00011_0010000000100010; //sub r10 r3 -> r4
ram[6] = 32'b000001_00100_00001_0000000000000001; //begz r4 -> 1
ram[7] = {16'b100011_00000_00011,16'd512}; //lw DM[512] -> reg[3]
ram[8] = 32'b000100_00011_00010_0000000000000001; //beq (r3 == r2)? ->1
ram[9] = 32'b000010_00000_00000_0000000000000100; //j to 4 (*4)
```



仿真截图：



一下截图每张图五个周期，每张图五重复周期


















conclusion:

图中可看出，连续执行跳转指令以及数据冒险和控制冒险同时发生的情况，该流水线CPU 都能很好的解决，并无差错,在其中插入从内存中存取也没什么问题。

三、程序性检测：

计数器：


程序把 r3 从 1 加到 100


二进制代码：

```
ram[0] = 32'b001000_00000_00001_00000000000000001; //addi r0 im(1) -> r1
ram[1] = 32'b000000_00001_00000_0001100000100000; //add r1 r0 -> r3
ram[2] = 32'b001000_00011_00010_00000000001100100; //addi r3 im(100) -> r2
ram[3] = 32'b001000_00011_00011_00000000000000001; //addi r3 im(1) -> r3
ram[4] = 32'b000000_00011_00010_0010000000100010; //sub r3 r2 -> r4
ram[5] = 32'b000001_00100_00001_00000000000000001; //begz r4 -> 1
ram[6] = 32'b000010_00000_00000_00000000000000011; //j to 3 (*4)
ram[7] = 32'b000000_00000_00011_00110_00000100111; //nor r0 r3 -> r6
```

仿真截图：

为了提高效率，以下截图只截了程序开始十个周期和最后十个周期





冒泡排序:

寄存器 r1~r5 五个数据进行冒泡排序

初始寄存器的值为

```

register[0] = 0;
register[1] = 1;
register[2] = 5;
register[3] = 4;
register[4] = 3;
register[5] = 2;

```

然后进行冒泡排序

即进行两两比较，若后者小，就交换，反之不交换，如此进行四次。

若后者大，采用 begz 指令来跳过交换过程。最后采用 j 指令来实现循环执行，循环四次之后，采用一个 begz 指令过 j 指令，完成排序。

二进制代码:

```

ram[0] = 32'b001000_00000_00111_0000000000000100; //addi r0 im(4) -> r7
ram[1] = 32'b000000_00000_00111_0100000000100010; //sub r0 r7 -> r8
ram[2] = 32'b001000_01000_01000_0000000000000001; //addi r8 im(1) -> r8

ram[3] = 32'b000000_00010_00001_0101000000100010; //sub r2 r1 -> r10
ram[4] = 32'b000001_01010_00001_0000000000000011; //bgez r10 -> 3
ram[5] = 32'b000000_00000_00001_0100100000100000; //add r0 r1 -> r9
ram[6] = 32'b000000_00000_00010_0000100000100000; //add r0 r2 -> r1
ram[7] = 32'b000000_00000_01001_0001000000100000; //add r0 r9 -> r2

ram[8] = 32'b000000_00011_00010_0101000000100010; //sub r3 r2 -> r10
ram[9] = 32'b000001_01010_00001_0000000000000011; //bgez r10 -> 3
ram[10] = 32'b000000_00000_00010_0100100000100000; //add r0 r2 -> r9
ram[11] = 32'b000000_00000_00011_0001000000100000; //add r0 r3 -> r2

```

```

ram[12] = 32'b000000_00000_01001_0001100000100000; //add r0 r9 -> r3

ram[13] = 32'b000000_00100_00011_0101000000100010; //sub r4 r3 -> r10
ram[14] = 32'b000001_01010_00001_0000000000000011; //bgez r10 -> 3
ram[15] = 32'b000000_00000_00011_0100100000100000; //add r0 r3 -> r9
ram[16] = 32'b000000_00000_00100_0001100000100000; //add r0 r4 -> r3
ram[17] = 32'b000000_00000_01001_0010000000100000; //add r0 r9 -> r4

ram[18] = 32'b000000_00101_00100_0101000000100010; //sub r5 r4 -> r10
ram[19] = 32'b000001_01010_00001_0000000000000011; //bgez r10 -> 3
ram[20] = 32'b000000_00000_00100_0100100000100000; //add r0 r4 -> r9
ram[21] = 32'b000000_00000_00101_0010000000100000; //add r0 r5 -> r4
ram[22] = 32'b000000_00000_01001_0010100000100000; //add r0 r9 -> r5

ram[23] = 32'b000001_01000_00001_0000000000000001; //bgez r8 -> 1
ram[24] = 32'b000010_00000_00000_0000000000000010; //j jump to 2
ram[25] = 32'b001000_00000_11110_0000000000001111; //addi r0 im(15) -> r30
ram[26] = 32'b001000_00001_00111_0000000000000000; //addi r1 im(0) -> r7
ram[27] = 32'b001000_00010_00111_0000000000000000; //addi r2 im(0) -> r7
ram[28] = 32'b001000_00011_00111_0000000000000000; //addi r3 im(0) -> r7
ram[29] = 32'b001000_00100_00111_0000000000000000; //addi r4 im(0) -> r7
ram[30] = 32'b001000_00101_00111_0000000000000000; //addi r5 im(0) -> r7

```

最后这五行 addi 是后来为了方便看出排序的正确性加上的，在最后一张截图可以看到 r1 到 r5 的值是按顺序排好的。

仿真截图：

每张图有十个周期，每张图的周期都不重复。

	Msgs	
/pipeline_vlg_tst/Clk	1	
/pipeline_vlg_tst/IR_IF	00031027	20070...00074022
/pipeline_vlg_tst/ALUOp_ID	1	e f e f 1 0 f 1
/pipeline_vlg_tst/ALU_OpA	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ALU_OpB	00000005	00000004 00000004 00000001 00000001 00000000 00000001 00000000 00000000
/pipeline_vlg_tst/ALU_out	fffffffb	00000004 00000004 00000004 00000004 00000004 00000004 00000000 00000000
/pipeline_vlg_tst/ShiftAmount	00	00 00 0x 0x 0x 00 0x
/pipeline_vlg_tst/Shifter_out	00000005	00000004 00000000 00000000 00000000 00000001 00000000 00000000 00000000
/pipeline_vlg_tst/Data_out	xxxxxxxx	
/pipeline_vlg_tst/PC_in	00000030	00000004 00000008 0000000c 00000010 00000014 00000018 00000020 00000024 00000028 0000002c
/pipeline_vlg_tst/PC_out	0000002c	00000...00000004 00000008 0000000c 00000010 00000014 00000018 00000020 00000024 00000028 0000002c
/pipeline_vlg_tst/Jump_ID	0	
/pipeline_vlg_tst/Rs_EX_Forward	0	1 0 1 0 1 0 1
/pipeline_vlg_tst/Rs_ID	00	00 08 02 0a 00 03 0a
/pipeline_vlg_tst/Rt_EX_Forward	0	2 0 1 0
/pipeline_vlg_tst/Rt_ID	02	07 08 01
/pipeline_vlg_tst/Rd_EX	00	07 08 0a 00 00 02 0a
/pipeline_vlg_tst/Rd_ID	09	00 08 00 0a 00 09 0a 00
/pipeline_vlg_tst/Rd_Mem	0a	00 07 08 0a 00
/pipeline_vlg_tst/Rd_Write_Byt...	f	f 0
/pipeline_vlg_tst/Rd_in	fffffffd	00000004 00000004 00000004 00000004 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/WBData_EX	fffffffd	00000004 00000004 00000004 00000004 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/MemData_EX	0000000X	0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 00000000 0000000X
/pipeline_vlg_tst/MemWriteEn	0	0
/pipeline_vlg_tst/flash_EX	0	
/pipeline_vlg_tst/flash_ID	0	
/pipeline_vlg_tst/Immediate32_ID	00004827	00000004 0000000X 00000001 0000000X 00000003 00004827 00004827 0000000X 00000003 00000003
/pipeline_vlg_tst/Immediate32_IF	00001027	00000004 0000000X 00000001 0000000X 00000003 00004827 00000827 0000000X 00000003 00004827
/pipeline_vlg_tst/RegShift	00X000X	00X000X 00X000X 00X000X 00X000X 00X000X 00X000X 00X000X 00X000X 00X000X 00X000X
Now	00000000 ps	0s 1000000000 ps 2000000000 ps 3000000000 ps 4000000000 ps

	Msgs	
/pipeline_vlg_tst/Clk	1	
/pipeline_vlg_tst/IR_IF	00052027	00031...00091827
/pipeline_vlg_tst/ALUOp_ID	1	1 f 1 f 1 f 1
/pipeline_vlg_tst/ALU_OpA	00000000	00000000 00000003 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ALU_OpB	00000005	00000005 00000004 00000005 00000005 00000005 00000003 00000005 00000005
/pipeline_vlg_tst/ALU_out	fffffffb	fffffffb 00000005 00000005 00000005 00000005 00000005 00000005 00000005
/pipeline_vlg_tst/ShiftAmount	00	00 0x 0x 00 0x 0x 0x
/pipeline_vlg_tst/Shifter_out	00000005	00000005 00000004 00000005 00000000 00000005 00000003 00000005 0000000X
/pipeline_vlg_tst/Data_out	xxxxxxxx	
/pipeline_vlg_tst/PC_in	00000058	00000030 00000034 00000038 0000003c 00000040 00000044 00000048 0000004c 00000050 00000054
/pipeline_vlg_tst/PC_out	00000054	00000...00000030 00000034 00000038 0000003c 00000040 00000044 00000048 0000004c 00000050 00000054
/pipeline_vlg_tst/Jump_ID	0	
/pipeline_vlg_tst/Rs_EX_Forward	0	0 1 0
/pipeline_vlg_tst/Rs_ID	00	00 04 0a 00 05 0a
/pipeline_vlg_tst/Rt_EX_Forward	0	0 2 1 0 2 1 0
/pipeline_vlg_tst/Rt_ID	04	02 03 09 03 01 03 04 09 04 01
/pipeline_vlg_tst/Rd_EX	00	00 09 02 03 0a 00 09 03 04 0a 00
/pipeline_vlg_tst/Rd_ID	09	09 02 03 0a 00 09 03 04 0a 00
/pipeline_vlg_tst/Rd_Mem	0a	0a 00 09 02 03 0a 09 03 04
/pipeline_vlg_tst/Rd_Write_Byt...	f	f 0 f 0 f
/pipeline_vlg_tst/Rd_in	fffffffd	fffffffd 00000005 00000005 00000005 00000005 00000005 00000005 00000005
/pipeline_vlg_tst/WBData_EX	fffffffd	fffffffd 00000005 00000005 00000005 00000005 00000005 00000005 00000005
/pipeline_vlg_tst/MemData_EX	0000000X	0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X
/pipeline_vlg_tst/MemWriteEn	0	0
/pipeline_vlg_tst/flash_EX	0	
/pipeline_vlg_tst/flash_ID	0	
/pipeline_vlg_tst/Immediate32_ID	00004827	00004827 00001027 00001827 0000000X 00000003 00004827 00001827 00002027 0000000X 00000003
/pipeline_vlg_tst/Immediate32_IF	00002027	00001027 00001827 0000000X 00000003 00004827 00001827 00002027 0000000X 00000003 00004827
/pipeline_vlg_tst/RegShift	00X000X	00X000X 00X000X 00X000X 00X000X 00X000X 00X000X 00X000X 00X000X 00X000X 00X000X
Now	00000000 ps	5000000000 ps 6000000000 ps 7000000000 ps 8000000000 ps

	Msgs	
/pipeline_vlg_tst/Clk	1	
/pipeline_vlg_tst/IR_IF	00091027	0005... 00092827 05010001 08000002 201e000f 21080001 00415022 05410003 00014827 00020827 00091027
/pipeline_vlg_tst/ALUOp_ID	1	1
/pipeline_vlg_tst/ALU_OpA	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ALU_OpB	fffffffc	00000005 00000002 00000000 00000000 00000000 00000001 00000001 00000000 00000000 00000001
/pipeline_vlg_tst/ALU_out	00000004	fffffffb 0000000e 00000005 00000000 00000000 00000000 0000000e 0000000b 0000000b 0000000f
/pipeline_vlg_tst/ShiftAmount	00	00 00 00 00 00 00 00 00 00 00
/pipeline_vlg_tst/Shifter_out	fffffffc	00000005 00000002 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000001
/pipeline_vlg_tst/Data_out	xxxxxxxxxx	xxxxxxxxxx 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/PC_in	00000020	00000058 0000005c 00000060 00000064 00000008 0000000c 00000010 00000014 00000018 0000001c
/pipeline_vlg_tst/PC_out	0000001c	0000... 00000058 0000005c 00000060 00000064 00000008 0000000c 00000010 00000014 00000018 0000001c
/pipeline_vlg_tst/Jump_ID	0	
/pipeline_vlg_tst/Rs_EX_Forward	0	0 0 0 0 0 0 0 0 0 0
/pipeline_vlg_tst/Rs_ID	00	00 00 00 00 00 00 00 00 00 00
/pipeline_vlg_tst/Rt_EX_Forward	0	0 0 0 0 0 0 0 0 0 0
/pipeline_vlg_tst/Rt_ID	02	04 05 09 01 00 08 01 00 00 00
/pipeline_vlg_tst/Rd_EX	09	00 09 04 05 00 00 08 0a 00 00
/pipeline_vlg_tst/Rd_ID	01	09 04 05 00 00 00 0a 00 09 09
/pipeline_vlg_tst/Rd_Mem	00	0a 00 09 04 05 00 08 0a 0a 0a
/pipeline_vlg_tst/Rd_Write_Byte	0	f 0 f 0 0 0 f 0
/pipeline_vlg_tst/Rd_in	fffffffb	fffffffd 00000005 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/WBData_EX	fffffffb	fffffffd 00000005 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/MemData_EX	0000000X	0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X
/pipeline_vlg_tst/MemWriteEn	0	0 0 0 0 0 0 0 0 0 0
/pipeline_vlg_tst/flash_EX	0	
/pipeline_vlg_tst/flash_ID	0	
/pipeline_vlg_tst/Immediate32_ID	00000827	00004827 00002027 00002827 00000001 00000002 00000000 00000001 00000003 00004827 00002027
/pipeline_vlg_tst/Immediate32_IF	00001027	00002027 00002827 00000001 00000002 0000000f 00000001 00000003 00004827 00000827 0000000X
/pipeline_vlg_tst/RegShift	XXXXXXXXXX	00X000X0 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X
Now	00000000 ps	900000000 ps 1000000000 ps 1100000000 ps 1200000000 ps



	Msgs	
/pipeline_vlg_tst/Clk	1	
/pipeline_vlg_tst/IR_IF	00091027	0009... 000625022 05410003 00024827 00031027 00091827 00835022 05410003 00034827 00041827 00092027
/pipeline_vlg_tst/ALUOp_ID	1	1
/pipeline_vlg_tst/ALU_OpA	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ALU_OpB	fffffffc	fffffffc 00000001 00000004 00000001 00000001 00000001 00000001 00000001 00000000 00000001
/pipeline_vlg_tst/ALU_out	00000002	00000004 00000001 00000000 00000000 00000000 00000003 00000001 00000001 00000000 00000001
/pipeline_vlg_tst/ShiftAmount	00	00 00 00 00 00 00 00 00 00 00
/pipeline_vlg_tst/Shifter_out	fffffffc	fffffffc 00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000000 00000001
/pipeline_vlg_tst/Data_out	xxxxxxxxxx	xxxxxxxxxx 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/PC_in	00000048	00000020 00000024 00000028 0000002c 00000030 00000034 00000038 0000003c 00000040 00000044
/pipeline_vlg_tst/PC_out	00000044	0000... 00000020 00000024 00000028 0000002c 00000030 00000034 00000038 0000003c 00000040 00000044
/pipeline_vlg_tst/Jump_ID	0	
/pipeline_vlg_tst/Rs_EX_Forward	0	0 0 0 0 0 0 0 0 0 0
/pipeline_vlg_tst/Rs_ID	00	00 00 03 0a 00 00 04 0a 00 00
/pipeline_vlg_tst/Rt_EX_Forward	0	0 0 0 0 0 0 0 0 0 0
/pipeline_vlg_tst/Rt_ID	04	02 09 02 01 02 03 09 03 01 03
/pipeline_vlg_tst/Rd_EX	09	09 01 02 0a 00 09 02 03 0a 00
/pipeline_vlg_tst/Rd_ID	03	01 02 0a 00 09 02 03 0a 00 09
/pipeline_vlg_tst/Rd_Mem	00	00 09 01 02 0a 00 09 03 0a 0a
/pipeline_vlg_tst/Rd_Write_Byte	0	0 f 0 f 0 f 0 f 0 f
/pipeline_vlg_tst/Rd_in	fffffffb	fffffffb 00000004 00000001 00000001 00000001 00000001 00000003 00000003 00000001 00000001
/pipeline_vlg_tst/WBData_EX	fffffffb	fffffffb 00000004 00000001 00000001 00000001 00000001 00000003 00000003 00000001 00000001
/pipeline_vlg_tst/MemData_EX	0000000X	0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X
/pipeline_vlg_tst/MemWriteEn	0	0 0 0 0 0 0 0 0 0 0
/pipeline_vlg_tst/flash_EX	0	
/pipeline_vlg_tst/flash_ID	0	
/pipeline_vlg_tst/Immediate32_ID	00001827	00000827 00001027 00000003 00004827 00001027 00001827 00001827 00000003 00004827 00001827
/pipeline_vlg_tst/Immediate32_IF	00002027	00001027 00001827 00000003 00004827 00001027 00001827 00001827 00000003 00004827 00001827
/pipeline_vlg_tst/RegShift	XXXXXXXXXX	0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X 0000000X
Now	00000000 ps	1300000000 ps 1400000000 ps 1500000000 ps 1600000000 ps

	Msgs	
/pipeline_vlg_tst/Clk	1	
/pipeline_vlg_tst/IR_IF	05410003	0009... 00a45022 05410003 00044827 00052027 05010001 08000002 201e000f 21080001 00415022 05410003
/pipeline_vlg_tst/ALUOp_ID	f	1 f 1 0 1 e
/pipeline_vlg_tst/ALU_OpA	00000003	00000000 00000005 00000004 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ALU_OpB	00000004	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ALU_out	00000002	00000000 00000004 00000004 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ShiftAmount	0x	00 0x 0x 0x 00 0x 00 0x 00 0x
/pipeline_vlg_tst/Shifter_out	x000000xx	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/Data_out	xxxxxxxx	
/pipeline_vlg_tst/PC_in	00000014	00000048 0000004c 00000050 00000054 0000005c 00000060 00000064 00000068 0000006c 00000070
/pipeline_vlg_tst/PC_out	00000010	0000... 00000048 0000004c 00000050 00000054 0000005c 00000060 00000064 00000068 0000006c 00000070
/pipeline_vlg_tst/Jump_ID	0	
/pipeline_vlg_tst/Rs_EX_Forward	0	0 1 0
/pipeline_vlg_tst/Rs_ID	02	00 05 0a 00 08 00 08
/pipeline_vlg_tst/Rt_EX_Forward	0	0 2 0
/pipeline_vlg_tst/Rt_ID	01	04 09 04 01 04 00 01 00 08
/pipeline_vlg_tst/Rd_EX	08	09 03 04 0a 00 09 00
/pipeline_vlg_tst/Rd_ID	0a	03 04 0a 00 09 00
/pipeline_vlg_tst/Rd_Mem	00	00 09 03 04 0a 00
/pipeline_vlg_tst/Rd_Write_Byt...	0	0 f 0
/pipeline_vlg_tst/Rd_in	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/WBData_EX	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/MemData_EX	xxxxxxxx	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/MemWriteEn	0	0
/pipeline_vlg_tst/flash_EX	0	
/pipeline_vlg_tst/flash_ID	0	
/pipeline_vlg_tst/Immediate32_ID	x000000xx	00001827 00002027 x000000xx 00000003 00004827 00000000 00000001 00000002 00000000 00000001
/pipeline_vlg_tst/Immediate32_IF	00000003	00002027 x000000xx 00000003 00004827 00002027 00000001 00000002 0000000f 00000001 x000000xx
/pipeline_vlg_tst/RegShift	xxxxxxxx	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Now	00000000 ps	1700000000 ps 1800000000 ps 1900000000 ps 2000000000 ps

	Msgs	
/pipeline_vlg_tst/Clk	1	
/pipeline_vlg_tst/IR_IF	00034827	0541... 00014827 00020827 00091027 00625022 05410003 00024827 00031027 00835022 05410003 00034827
/pipeline_vlg_tst/ALUOp_ID	1	f 1 f 1 0 f
/pipeline_vlg_tst/ALU_OpA	00000003	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ALU_OpB	00000000	00000004 00000000 00000004 00000003 00000004 00000004 00000004 00000004 00000000 00000002
/pipeline_vlg_tst/ALU_out	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/ShiftAmount	xx	0x 00 0x 0x 0x 0x 0x 0x 0x 0x
/pipeline_vlg_tst/Shifter_out	00000000	x000000xx 00000000 00000004 00000003 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/Data_out	xxxxxxxx	
/pipeline_vlg_tst/PC_in	00000040	00000014 00000018 0000001c 00000020 00000024 00000028 0000002c 00000034 00000038 0000003c
/pipeline_vlg_tst/PC_out	0000003c	0000... 00000014 00000018 0000001c 00000020 00000024 00000028 0000002c 00000034 00000038 0000003c
/pipeline_vlg_tst/Jump_ID	0	
/pipeline_vlg_tst/Rs_EX_Forward	1	0 1 0 1 0
/pipeline_vlg_tst/Rs_ID	0a	02 0a 00 03 0a 00 04
/pipeline_vlg_tst/Rt_EX_Forward	0	0 2 0
/pipeline_vlg_tst/Rt_ID	01	01 02 09 02 01 02 00 03
/pipeline_vlg_tst/Rd_EX	0a	08 0a 00 09 01 02 0a 00
/pipeline_vlg_tst/Rd_ID	00	0a 00 09 01 02 0a 00 09 0a
/pipeline_vlg_tst/Rd_Mem	00	00 08 0a 00 09 01 02 0a 00
/pipeline_vlg_tst/Rd_Write_Byt...	0	0 f 0 f 0
/pipeline_vlg_tst/Rd_in	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/WBData_EX	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/MemData_EX	00000000	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
/pipeline_vlg_tst/MemWriteEn	0	0
/pipeline_vlg_tst/flash_EX	0	
/pipeline_vlg_tst/flash_ID	0	
/pipeline_vlg_tst/Immediate32_ID	00000003	x000000xx 00000003 00004827 00000827 00001027 x000000xx 00000003 00004827 00000827 x000000xx
/pipeline_vlg_tst/Immediate32_IF	00004827	00000003 00004827 00000827 00001027 x000000xx 00000003 00004827 00001027 x000000xx 00000003
/pipeline_vlg_tst/RegShift	xxxxxxxx	00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
Now	00000000 ps	2100000000 ps 2200000000 ps 2300000000 ps 2400000000 ps

	Msgs	
/pipeline_vlg_tst/Clk	1	0003... 00041827 00092027 00a45022 05410003 00044827 00052027 0501000 08000002 201e000f 21080001
/pipeline_vlg_tst/IR_IF	21080001	1
/pipeline_vlg_tst/ALUOp_ID	0	f 1
/pipeline_vlg_tst/ALU_OpA	00000000	00000000 00000005 00000003 00000000 ffffffff 00000000
/pipeline_vlg_tst/ALU_OpB	00000000	00000000 00000002 00000001 fffffffe 00000002 00000000 00000002 00000000 00000000 ffffffff 00000000
/pipeline_vlg_tst/ALU_out	00000000	00000000 fffffffe fffffffe 00000002 00000003 00000003 fffffffe 00000000 ffffffff 00000000
/pipeline_vlg_tst/ShiftAmount	00	00 00 0x 0x 00 00 00
/pipeline_vlg_tst/Shifter_out	00000000	00000000 00000002 00000001 fffffffe x000000x 00000000 00000002 00000000
/pipeline_vlg_tst/Data_out	xxxxxxxx	00000040 00000044 00000048 0000004c 00000050 00000054 0000005c 00000060 00000064 00000008
/pipeline_vlg_tst/PC_in	0000000c	00000040 00000044 00000048 0000004c 00000050 00000054 0000005c 00000060 00000064 00000008
/pipeline_vlg_tst/PC_out	00000008	0000... 00000040 00000044 00000048 0000004c 00000050 00000054 0000005c 00000060 00000064 00000008
/pipeline_vlg_tst/Jump_ID	0	1 0 0 1 0
/pipeline_vlg_tst/Rs_EX_Forward	0	0a 00 05 0a 00 08 00
/pipeline_vlg_tst/Rs_ID	00	0 2 1 0
/pipeline_vlg_tst/Rt_EX_Forward	0	01 03 04 09 04 01 04 00 01 00
/pipeline_vlg_tst/Rt_ID	00	0a 00 09 03 04 0a 00 09 00 00
/pipeline_vlg_tst/Rd_EX	00	00 09 03 04 0a 00 09 00 00 00
/pipeline_vlg_tst/Rd_ID	00	00 09 03 04 0a 00 09 00 00 00
/pipeline_vlg_tst/Rd_Mem	00	00 0a 00 09 03 04 0a 00 00 00
/pipeline_vlg_tst/Rd_Write_Byt...	0	0 f 0 f 0 0
/pipeline_vlg_tst/Rd_in	fffffffc	00000000 fffffffc fffffffe fffffffc fffffffc 00000002 00000003 00000000 00000000
/pipeline_vlg_tst/WBData_EX	00000000	fffffffc fffffffc fffffffe fffffffc 00000002 00000003 00000000 00000000 fffffffc
/pipeline_vlg_tst/MemData_EX	0000000X	XXXXXXXX 00000000 0000000X 0000000X XXXXXXXX 0000000X 0000000X 00000000 0000000X
/pipeline_vlg_tst/MemWriteEn	0	0
/pipeline_vlg_tst/flash_EX	0	
/pipeline_vlg_tst/flash_ID	0	
/pipeline_vlg_tst/Immediate32_ID	00000000	00000003 00004827 00001827 00002027 x000000x 00000003 00004827 00000000 00000001 00000002
/pipeline_vlg_tst/Immediate32_IF	00000001	00004827 00001827 00002027 x000000x 00000003 00004827 00002027 00000001 00000002 0000000f
/pipeline_vlg_tst/RegShift	0000000X	XXXXXXXX 00X00000 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX 00X0000X 00000000 00X0000X
Now	00000000 ps	2500000000 ps 2600000000 ps 2700000000 ps 28000000
Cursor 1	11861083 ps	280186

	Msgs	
/pipeline_vlg_tst/Clk	1	2108... 00415022 05410003 00014827 00020827 00625022 05410003 00024827 00031027 00091827 00835022
/pipeline_vlg_tst/IR_IF	00835022	0
/pipeline_vlg_tst/ALUOp_ID	1	0 e f 1 0 f 1
/pipeline_vlg_tst/ALU_OpA	00000000	00000000 fffffffc 00000004 00000007 00000000 00000000 fffffffc fffffffb 00000000
/pipeline_vlg_tst/ALU_OpB	fffffffc	00000000 00000001 fffffffd 00000000 fffffffd 00000000 00000004 00000000 00000004 fffffffc
/pipeline_vlg_tst/ALU_out	00000004	00000000 00000007 00000007 00000003 00000000 fffffffb fffffffb fffffffc 00000001
/pipeline_vlg_tst/ShiftAmount	00	00 0x 0x 00 00 0x 00
/pipeline_vlg_tst/Shifter_out	fffffffc	00000000 xffffffx 00000000 fffffffd 00000000 00000000 00000000 00000004 fffffffc
/pipeline_vlg_tst/Data_out	xxxxxxxx	0000000c 00000010 00000014 00000018 00000020 00000024 00000028 0000002c 00000030 00000034
/pipeline_vlg_tst/PC_in	00000038	0000... 0000000c 00000010 00000014 00000018 00000020 00000024 00000028 0000002c 00000030 00000034
/pipeline_vlg_tst/PC_out	00000034	0000... 0000000c 00000010 00000014 00000018 00000020 00000024 00000028 0000002c 00000030 00000034
/pipeline_vlg_tst/Jump_ID	0	0 1 0 1 0
/pipeline_vlg_tst/Rs_EX_Forward	0	00 08 02 0a 00 03 0a 00
/pipeline_vlg_tst/Rs_ID	00	0 08 01 00 02 01 02 03
/pipeline_vlg_tst/Rt_EX_Forward	2	00 08 0a 00 09 00 0a 00 09 02
/pipeline_vlg_tst/Rt_ID	09	00 08 01 00 02 01 02 03
/pipeline_vlg_tst/Rd_EX	02	00 08 0a 00 09 00 0a 00 09 09
/pipeline_vlg_tst/Rd_ID	03	00 0a 00 09 00 0a 00 09 02 02
/pipeline_vlg_tst/Rd_Mem	09	00 0a 00 0a 00 0a 00 0a 00 00
/pipeline_vlg_tst/Rd_Write_Byt...	f	0 f 0 0 f 0
/pipeline_vlg_tst/Rd_in	fffffffc	fffffffc 00000000 00000007 00000000 00000000 fffffffb fffffffb fffffffc
/pipeline_vlg_tst/WBData_EX	00000001	00000000 00000007 00000000 00000000 fffffffb fffffffb fffffffc
/pipeline_vlg_tst/MemData_EX	xxxxxxxx	0000000X 00000000 XXXXXXXX 0000000X 00000000 0000000X 0000000X 0000000X
/pipeline_vlg_tst/MemWriteEn	0	0
/pipeline_vlg_tst/flash_EX	0	
/pipeline_vlg_tst/flash_ID	0	
/pipeline_vlg_tst/Immediate32_ID	00001827	00000000 00000001 x000000x 00000003 00004827 00000000 x000000x 00000003 00004827 00001027
/pipeline_vlg_tst/Immediate32_IF	x000000X	00000001 x000000x 00000003 00004827 00000827 x000000x 00000003 00004827 00001027 00001827
/pipeline_vlg_tst/RegShift	xxxxxxxx	0000000X 00000000 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX 00X0000X XXXXXXXX
Now	00000000 ps	2900000000 ps 3000000000 ps 3100000000 ps 32000000
Cursor 1	11245447 ps	320124



conclusion:

最后一张图看出，按顺序输出 r1~r5 的值为 1, 2,3,4,5，所以，排序起效；