Section 6: Deadlock and Address Translation

$\mathrm{CS}\ 162$

$March\ 6,\ 2020$

Contents

1	Vocabulary	2
	Deadlock2.1 Introduction2.2 Banker's Algorithm	
	Paging and Address Translation3.1 Conceptual Questions3.2 Page Allocation3.3 Address Translation	6

1 Vocabulary

- **Deadlock** A case of starvation due to a cycle of waiting. Computer programs sharing the same resource effectively prevent each other from accessing the resource, causing both programs to cease to make progress.
- Banker's Algorithm A resource allocation and deadlock avoidance algorithm that tests for safety by simulating the allocation for predetermined maximum possible amounts of all resources, before deciding whether allocation should be allowed to continue.
- Virtual Memory Virtual Memory is a memory management technique in which every process
 operates in its own address space, under the assumption that it has the entire address space to
 itself. A virtual address requires translation into a physical address to actually access the system's
 memory.
- Memory Management Unit The memory management unit (MMU) is responsible for translating a process' virtual addresses into the corresponding physical address for accessing physical memory. It does all the calculation associating with mapping virtual address to physical addresses, and then populates the address translation structures.
- Address Translation Structures There are two kinds you learned about in lecture: segmentation and page tables. Segments are linearly addressed chunks of memory that typically contain logically-related information, such as program code, data, stack of a single process. They are of the form (s,i) where memory addresses must be within an offset of i from base segment s. A page table is the data structure used by a virtual memory system in a computer operating system to store the mapping between virtual addresses and physical addresses. Virtual addresses are used by the accessing process, while physical addresses are used by the hardware or more specifically to the RAM.
- Translation Lookaside Buffer (TLB) A translation lookaside buffer (TLB) is a cache that memory management hardware uses to improve virtual address translation speed. It stores virtual address to physical address mappings, so that the MMU can store recently used address mappings instead of having to retrieve them multiple times through page table accesses.

2 Deadlock

2.1	T 4	duction
7	Intro	anction

Wha	at are the four r	requirements for	Deadlock?			
Wha	at is starvation	and what is dea	adlock? How a	re they differen	t?	

2.2 Banker's Algorithm

Suppose we have the following resources: A, B, C and threads T1, T2, T3 and T4. The total number of each resource as well as the current/max allocations for each thread are as follows:

Total		
A	В	С
7	8	9

	Current		Max			
T/R	A	В	C	A	В	С
T1	0	2	2	4	3	3
T2	2	2	1	3	6	9
Т3	3	0	4	3	1	5
T4	1	3	1	3	3	4

Is the system in a safe state? If so, show a non-blocking sequence of thread executions.

Repeat the previous question if the total number of C instances is 8 instead of 9.

CS 162 Spring 2020	Section 6: Deadlock and Address Translation

3 Paging and Address Translation

3.1 Conceptual Questions

If the physical memory size (in bytes) is doubled, how does the number of bits in each entry of the page table change?
If the physical memory size (in bytes) is doubled, how does the number of entries in the page table change?
If the virtual memory size (in bytes) is doubled, how does the number of bits in each entry of the page table change?
If the virtual memory size (in bytes) is doubled, how does the number of entries in the page map change?
If the page size (in bytes) is doubled, how does the number of bits in each entry of the page table change?
If the page size (in bytes) is doubled, how does the number of entries in the page table change?

The following table shows the first 8 entries in the page table. Recall that the valid bit is 1 if the page is resident in physical memory and 0 if the page is on disk or hasn't been allocated.

Valid Bit	Physical Page
0	7
1	9
0	3
1	2

If there are 1024 bytes per page, what is the physical address corresponding to the hexadecimal virtual address 0xF74?

3.2 Page Allocation

Suppose that you have a system with 8-bit virtual memory addresses, 8 pages of virtual memory, and 4 pages of physical memory.

How large is each page? Assume memory is byte addressed.

Suppose that a program has the following memory allocation and page table.

Memory Segment	Virtual Page Number	Physical Page Number
N/A	000	NULL
Code Segment	001	10
Heap	010	11
N/A	011	NULL
N/A	100	NULL
N/A	101	NULL
N/A	110	NULL
Stack	111	01

What will the page table look like if the program runs the following function? Page out the least recently used page of memory if a page needs to be allocated when physical memory is full. Assume that the stack will never exceed one page of memory.

Without a cache or TLB, how many memory operations are required to read or write a single 32-bit word?

With a TLB, how many memory operations can this be reduced to? Best-case scenario? Worst-case scenario?
The pagemap is moved to main memory and accessed via a TLB. Each main memory access takes 50 ns and each TLB access takes 10 ns. Each virtual memory access involves: - mapping VPN to PPN using TLB (10 ns) - if TLB miss: mapping VPN to PPN using page map in main memory (50 ns) - accessing main memory at appropriate physical address (50 ns) Assuming no page faults (i.e. all virtual memory is resident) what TLB hit rate is required for an average virtual memory access time of 61ns.
Assuming a TLB hit rate of .50, how does the average virtual memory access time of this scenario compare to no TLB?