Pipelining RISC-V



Administrivia

Computer Science 610

- Project 2B is due this Today (3/4)!
- We will be releasing exam study resources this week for the midterm.
- We will also release information about the exam later this week.
- Project 1 Clobber Information Released



Review

Computer Science 61C Spring 2021

Kolb & Weaver

Controller


- Tells universal datapath how to execute each instruction
- Instruction timing
 - Set by instruction complexity, architecture, technology
 - Pipelining increases clock frequency, "instructions per second"
 - But does not reduce time to complete instruction

Performance measures


- Different measures depending on objective
 - Response time
 - Jobs / second
 - Energy per task



Levels of Representation/Interpretation




Processor





Pipelining Overview (Review)



- Pipelining doesn't help *latency* of single task, it helps *throughput* of entire workload
- Multiple tasks operating simultaneously using different resources
- Potential speedup = Number pipe stages
- Time to "fill" pipeline and time to "drain" it reduces speedup:
 2.3X v. 4X in this example
 - With lots of laundry, approaches 4X



Pipelining with RISC-V


Phase		Pictogram	t _{step} Serial	t _{cycle} Pipelined
Instruction Fetch		IM-	200 ps	200 ps
Reg Rea		Reg	100 ps	200 ps
ALU			200 ps	200 ps
Memory		ALU	200 ps	200 ps
Register Write		-Reg	100 ps	200 ps
tinstruction		IM Reg	800 ps	1000 ps
nstruction seque	add t0, t1, t2	IM	Reg	
	or t3, t4, t5	IM - Reg AL		
	sll t6, t0, t3	IM - FReg	ALU-Regi	
IEERING COMPUTER SCIENCES		T _{cycle}		7

Pipelining with RISC-V

add t0, t1, t2

or t3, t4, t5

sll t6, t0, t3




	Single Cycle	Pipelining	
Timing	$t_{step} = 100 \dots 200 \text{ ps}$	$t_{cycle} = 200 \text{ ps}$	
	Register access only 100 ps	All cycles same length	
Instruction time, t _{instruction}	$= t_{cycle} = 800 \text{ ps}$	1000 ps	
CPI (Cycles Per Instruction)	~1 (ideal)	~1 (ideal), >1 (actual)	
Clock rate, f _s	1/800 ps = 1.25 GHz	1/200 ps = 5 GHz	
Relative speed	1 x	4 x	



Sequential vs Simultaneous

What happens sequentially, what happens simultaneously?



RISC-V Pipeline

add t0, t1, t2


or t3, t4, t5

slt t6, t0, t3

sw t0, 4(t3)

lw t0, 8(t3)

addi t2, t2, 1






instruction sequence

Single Cycle Datapath

Computer Science 61C Spring 2021






Pipeline registers

Computer Science 61C Spring 2021


- Need registers between stages
 - To hold information produced in previous cycle






More Detailed Pipeline: (Note, slightly different ISA)

Computer Science 61C Spring 2021






IF for Load, Store, ...






ID for Load, Store, ...






EX for Load








MEM for Load






WB for Load – Oops!






Corrected Datapath for Load





Pipelined RISC-V RV32I Datapath






Must pipeline instruction along with data, so control operates correctly in each stage

Recalculate PC+4 in M stage to avoid

Each stage operates on different instruction






Pipeline registers separate stages, hold data for each instruction in flight

Pipelined Control

Computer Science 61C Spring 2021

- Control signals derived from instruction
 - As in single-cycle implementation
 - Information is stored in pipeline registers for use by later stages





Pipelining Hazards

Computer Science 61C Spring 202

Kolb & Weave

 A hazard is a situation that prevents starting the next instruction in the next clock cycle

Structural hazard

A required resource is busy
 (e.g. needed in multiple stages)

Data hazard

- Data dependency between instructions
- Need to wait for previous instruction to complete its data read/write

Control hazard

Flow of execution depends on previous instruction



Structural Hazard

Computer Science 61C Spring 202

- Problem: Two or more instructions in the pipeline compete for access to a single physical resource
- Solution 1: Instructions take it in turns to use resource, some instructions have to stall
- Solution 2: Add more hardware to machine
- Can always solve a structural hazard by adding more hardware



Regfile Structural Hazards

Computer Science 61C Spring 2021

- Each instruction:
 - can read up to two operands in decode stage
 - can write one value in writeback stage
- Avoid structural hazard by having separate "ports"
 - two independent read ports and one independent write port
- Three accesses per cycle can happen simultaneously



Structural Hazard: Memory Access

Computer Science 61C Spring 2021

Kolb & Weaver


add t0, t1, t2

or t3, t4, t5


slt t6, t0, t3

sw t0, 4(t3)

Iw t0, 8(t3)




✓ Use two separate memories





instruction sequence

Instruction and Data Caches





Structural Hazards – Summary


Computer Science 61C Spring 202

- Conflict for use of a resource
- In RISC-V pipeline with a single memory
 - Load/store requires data access
 - Without separate memories, instruction fetch would have to stall for that cycle
 - All other operations in pipeline would have to wait
- Pipelined datapaths require separate instruction/data memories
 - Or at least separate instruction/data caches
- RISC ISAs (including RISC-V) designed to avoid structural hazards
 - e.g. at most one memory access/instruction



Data Hazard: Register Access

- Separate ports, but what if write to same value as read?
- Does sw in the example fetch the old or new value?





instruction sequence

Register Access Policy

add t0, t1, t2


or t3, t4, t5

slt t6, t0, t3

sw t0, 4(t3)


lw t0, 8(t3)

- Exploit high speed of register file (100 ps)
 - 1) WB updates value
 - 2) ID reads new value
- Indicated in diagram by shading



Might not always be possible to write then read in same cycle, especially in high-frequency designs. Check assumptions in any question.

Data Hazard: ALU Result




Without some fix, sub and or will calculate wrong result!



Solution 1: Stalling

Computer Science 61C Spring 2021

- Problem: Instruction depends on result from previous instruction
 - add s0, t0, t1
 sub t2, s0, t3



- Bubble:
 - effectively NOP: affected pipeline stages do "nothing"




Stalls and Performance

Computer Science 61C Spring 2021

- Stalls reduce performance
 - But stalls may be required to get correct results
- Compiler can rearrange code or insert NOPs (writes to register x0) to avoid hazards and stalls
 - Requires knowledge of the pipeline structure



Solution 2: Forwarding




Forwarding: grab operand from pipeline stage, rather than register file

Forwarding (aka Bypassing)

Computer Science 61C Spring 2021


- Use result when it is computed
 - Don't wait for it to be stored in a register
 - Requires extra connections in the datapath





Detect Need for Forwarding


(example)





Compare destination of

Forwarding Path for RA to ALU



Actual Forwarding Path Location...

Computer Science 61C Spring 2021

- We forward with two muxes just after RS1x and RS2x pipeline registers
 - The output of the read registers
- Select either the register, the output of the ALUm register, or the output of the MEM/WB register




Agenda

Computer Science 61C Spring 2021

- Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control
- Superscalar processors




Load Data Hazard





Stall Pipeline





1w Data Hazard

Computer Science 61C Spring 202


- Slot after a load is called a load delay slot
 - If that instruction uses the result of the load, then the hardware will stall for one cycle
 - Equivalent to inserting an explicit nop in the slot
 - except the latter uses more code space
 - Performance loss
- Idea:
 - Put unrelated instruction into load delay slot
 - No performance loss!



Code Scheduling to Avoid Stalls

Computer Science 61C Spring 2021

- Reorder code to avoid use of load result in the next instr!
- RISC-V code for A[3]=A[0]+A[1]; A[4]=A[0]+A[2]



Agenda


Computer Science 61C Spring 2021

- Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control
- Superscalar processors



Control Hazards

Computer Science 61C Spring 2021 Kolb & Weaver





Observation

Computer Science 61C Spring 2021


- If branch not taken, then instructions fetched sequentially after branch are correct
- If branch or jump taken, then need to flush incorrect instructions from pipeline by converting to NOPs




Kill Instructions after Branch if Taken

Computer Science 61C Spring 2021

Kolb & Weaver



label: xxxxx





Reducing Branch Penalties

Computer Science 61C Spring 2021


- Every taken branch in simple pipeline costs 2 dead cycles
- To improve performance, use "branch prediction" to guess which way branch will go earlier in pipeline
- Only flush pipeline if branch prediction was incorrect



Branch Prediction

Computer Science 61C Spring 2021

Kolb & Weaver





Implementing Branch Prediction...

Computer Science 61C Spring 2021

- This is a 152 topic, but some ideas
 - Doesn't matter much on a 5 stage pipeline: 2 cycles on a branch even with no prediction
 - And even with a branch predictor we will probably take a cycle to decide during ID, so we'd be 2 or 1 not 2 or 0...
 - But critical for performance on deeper pipelines/superscalar as the "Misprediction penalty" is vastly higher
- Keep a branch prediction buffer/cache: Small memory addressed by the lowest bits of PC
 - If branch: Look up whether you took the branch the last time?
 - If yes, compute PC + offset and fetch that
 - If no, stick with PC + 4
 - If branch hasn't been seen before
 - Assume forward branches are not taken, backward branches are taken
 - Update state on predictor with results of branch when it is finally calculated



Agenda

Computer Science 61C Spring 2021

- Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control
- Superscalar processors



Increasing Processor Performance

Computer Science 61C Spring 2021

- 1. Clock rate
 - Limited by technology and power dissipation
- 2. Pipelining
 - "Overlap" instruction execution
 - Deeper pipeline: 5 => 10 => 15 stages
 - Less work per stage -> shorter clock cycle
 - But more potential for hazards (CPI > 1)
- 3. Multi-issue "superscalar" processor




Superscalar Processor

Computer Science 61C Spring 2021

- Multiple issue "superscalar"
 - Replicate pipeline stages ⇒ multiple pipelines
 - Start multiple instructions per clock cycle
 - CPI < 1, so use Instructions Per Cycle (IPC)
 - E.g., 4GHz 4-way multiple-issue
 - 16 BIPS, peak CPI = 0.25, peak IPC = 4
 - Dependencies reduce this in practice
- "Out-of-Order" execution
 - Reorder instructions dynamically in hardware to reduce impact of hazards:
 EG, memory/cache misses
- CS152 discusses these techniques!




Out Of Order Superscalar Processor





Benchmark: CPI of Intel Core i7




CPI of Intel Core i7 920 running SPEC2006 integer benchmarks.



And That Is A Beast...

Computer Science 61C Spring 2021

- 6 separate functional units
 - 3x ALU
 - 3 for memory operations
- 20-24 stage pipeline
- Aggressive branch prediction and other optimizations
 - Massive out-of-order capability: Can reorder up to 128 micro-operation instructions!
- And yet it still barely averages a 1 on CPI!



Pipelining and ISA Design

Computer Science 61C Spring 2021

Kolb & Weaver

RISC-V ISA designed for pipelining

- All instructions are 32-bits in the RV-32 ISA
 - Easy to fetch and decode in one cycle
 - Variant additions add 16b and 64b instructions,
 but can tell by looking at just the first bytes what type it is
 - Versus x86: 1- to 15-byte instructions
 - Requires additional pipeline stages for decoding instructions
- Few and regular instruction formats
 - Decode and read registers in one step
- Load/store addressing
 - Calculate address in 3rd stage, access memory in 4th stage
- Alignment of memory operands
 - Memory access takes only one cycle



In Conclusion

Computer Science 61C Spring 202

- Pipelining increases throughput by overlapping execution of multiple instructions
- All pipeline stages have same duration
 - Choose partition that accommodates this constraint
- Hazards potentially limit performance
 - Maximizing performance requires programmer/compiler assistance
- Superscalar processors use multiple execution units for additional instruction level parallelism
 - Performance benefit highly code dependent

