
# RISC-V Processor Datapath

#### Administrivia

- Lecture quizzes will now be due on Saturday each week
- Project 2 Deadlines
  - Part A due this Thursday (2/25)
  - Part B due next Thursday (3/4)
- Project 1 Clobbering
  - Will use the project1-practice autograder
  - Multiply your score by 0.7
  - You must submit test cases for consideration

# Great Idea #1: Abstraction (Levels of Representation/Interpretation)



# Recap: Complete RV32I ISA

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
im	imm[20 10:1 11 19]			rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:		rs1	001	rd	0000011	LH
imm[11:		rs1	010	rd	0000011	LW
imm[11:		rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	1	rs1	000	rd	0010011	ADDI
imm[11:	0]	rs1	010	rd	0010011	SLTI
imm[11:	,	rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:		rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
000000	1 .	-	001	1	0010011	1 0111

0000000	)	sham	t	rs1	001	rd	0010011
0000000	)	sham	t	rs1	101	rd	0010011
0100000	)	sham	t	rs1	101	rd	0010011
0000000	)	rs2		rs1	000	rd	0110011
0100000	)	rs2		rs1	000	rd	0110011
0000000	)	rs2		rs1	001	rd	0110011
0000000	)	rs2		rs1	010	rd	0110011
0000000	)	rs2		rs1	011	rd	0110011
0000000	)	rs2		rs1	100	rd	0110011
0000000	)	rs2		rs1	101	rd	0110011
0100000	)	rs2		rs1	101	rd	0110011
0000000	)	rs2		rs1	110	rd	0110011
0000000	)	rs2		rs1	111	rd	0110011
0000	pre	d sı	icc 0	0000	000	00000	0001111
0000	000	0 00	00 0	0000	001	00000	0001111
000	000000	000	0	0000	000	00000	1110011
000	000000	001	0	0000	000	00000	1110011
	csr	N I -		rs1	001	ightharpoonuprd	1110011
	csr	1/10	t in	rs		rd	1110011
	csr			rs1	011	rd	1110011
	csr		Z	imm	101	rd	1110011
	csr		Z	imm	110	rd	1110011
	csr		Z	imm	111	rd	1110011


#### "State" Required by RV32I ISA

Each instruction reads and updates this state during execution:


- Registers (x0..x31)
  - Register file (or regfile) Reg holds 32 registers x 32 bits/register: Reg[0].. Reg[31]
  - First register read specified by rs1 field in instruction
  - Second register read specified by rs2 field in instruction
  - Write register (destination) specified by rd field in instruction
  - x0 is always 0 (writes to Reg[0] are ignored)
- Program Counter (PC)
  - Holds address of current instruction
- Memory (MEM)
  - Holds both instructions & data, in one 32-bit byte-addressed memory space
  - We'll use separate memories for instructions (IMEM) and data (DMEM)
    - Later we'll replace these with instruction and data caches
  - Instructions are read (fetched) from instruction memory (assume IMEM read-only)
  - Load/store instructions access data memory

# One-Instruction-Per-Cycle RISC-V Machine on every tick of the clock, the computer executes one instruction

- Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge
- 2. At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle
- 3. Separate instruction/data memory:
  For simplification, memory is asynchronous read (not clocked), but synchronous write (is clocked)



#### Basic Phases of Instruction Execution



## Implementing the add instruction


						_
0000000	rs2	rs1	000	$\operatorname{rd}$	0110011	ADD

```
add rd, rs1, rs2
```


Instruction makes two changes to machine's state:

```
Reg[rd] = Reg[rs1] + Reg[rs2]
PC = PC + 4
```

#### Datapath for add



#### Timing Diagram for add




## Implementing the **sub** instruction

0000000	rs2	rs1	000	$\operatorname{rd}$	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30] selects between add and subtract

#### Datapath for add/sub



# Implementing other R-Format instructions

0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	$\operatorname{SLL}$
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
						1


#### Implementing the addi instruction

RISC-V Assembly Instruction:
 addi x15,x1,-50


31	20 19	15 14	12 11	7 6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7
111111001110	00001	000	01111	0010011
			_	<u>.                                      </u>
imm=-50	rs1=1	ADD	rd=15	OP-lmm

10/3/17


#### Datapath for add/sub




#### Adding addi to datapath



#### I-Format immediates






- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])

imm[31:0]

#### Adding addi to datapath



#### Implementing Load Word instruction

RISC-V Assembly Instruction:


 $1w \times 14, 8(x2)$ 

31		20 19	15	14	12 11	7	6	0
	imm[11:0]		rs1	funct3		$\operatorname{rd}$	opcode	
	12		5	3	·	5	7	


00000001000	00010	010	01110	0000011
imm=+8	rs1=2	LW	rd=14	LOAD

2/22/18


#### Adding addi to datapath



## Adding 1w to datapath



#### Adding 1w to datapath



#### All RV32 Load Instructions

rs1	000	rd	0000011	LB
rs1	001	rd	0000011	LH
rs1	010	rd	0000011	LW
rs1	100	rd	0000011	LBU
rs1	101	rd	0000011	LHU
	rs1 rs1 rs1	rs1 001 rs1 010 rs1 100	rs1 001 rd rs1 010 rd rs1 100 rd	rs1 001 rd 0000011 rs1 010 rd 0000011 rs1 100 rd 0000011

writing back to register file.

funct3 field encodes size and signedness of load data

#### Implementing Store Word instruction


RISC-V Assembly Instruction:

2/22/18


sw x14, 8(x2)31 25 24 20 19 15 14 12 11 7 6 0 imm[11:5]rs2funct3 imm[4:0]opcode rs13 5 5 5 offset[11:5] base width offset[4:0]STORE  $\operatorname{src}$ 000000 00010 010 01000 0100011 01110 **STORE** offset[11:5] rs2=14 rs1=2 SW offset[4:0] =8 000000 01000 combined 12-bit offset = 8

24


## Adding 1w to datapath




# Adding sw to datapath




# Adding sw to datapath



#### I-Format immediates






imm[31:0]

- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])

#### I & S Immediate Generator




CS 61c

· Other bits in immediate are wired to fixed positions in instruction

bits of immediate can reside in instruction


imm[31:0]

#### Implementing Branches




- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)


## Adding sw to datapath




#### Adding branches to datapath



#### Adding branches to datapath




#### **Branch Comparator**



- BrEq = 1, if A=B
- BrLT = 1, if A < B
- BrUn =1 selects unsigned comparison for BrLT, 0=signed


BGE branch: A >= B, if !(A<B)</li>

# Implementing JALR Instruction (I-Format)




- Sets PC = Reg[rs1] + immediate
- Uses same immediates as arithmetic and loads
  - no multiplication by 2 bytes


#### Adding branches to datapath




#### Adding jalr to datapath



#### Adding jalr to datapath




#### Implementing jal Instruction




- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2<sup>19</sup> locations, 2 bytes apart
  - ±2<sup>18</sup> 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost


#### Adding jal to datapath



#### Adding jal to datapath



# Single-Cycle RISC-V RV32I Datapath



#### And in Conclusion, ...

- Universal datapath
  - Capable of executing all RISC-V instructions in one cycle each
  - Not all units (hardware) used by all instructions
- 5 Phases of execution
  - IF, ID, EX, MEM, WB
  - Not all instructions are active in all phases
- Controller specifies how to execute instructions