# More Digital Circuits



#### Administrivia

**Computer Science 61C Spring 2021** 

- Lecture quizzes will now be due on Saturday each week
- No lab this week
- Project 2 Deadlines
  - Part A due this Thursday (2/25)
  - Part B due next Thursday (3/4)
- Check-Ins continue this week
- Midterm exam coming up on 3/17
  - We'll be releasing more information about this soon



# Type of Circuits

**Computer Science 61C Spring 2021** 

- Synchronous Digital Systems consist of two basic types of circuits:
  - Combinational Logic (CL) circuits
    - Output is a function of the inputs only, not the history of its execution
    - E.g., circuits to add A, B (ALUs)
  - Sequential Logic (SL)
    - Circuits that "remember" or store information
    - aka "State Elements"
    - E.g., memories and registers (Registers)



#### Uses for State Elements

Computer Science 61C Spring 202


- Place to store values for later re-use:
  - Register files (like x1-x31 in RISC-V)
  - Memory (caches and main memory)
- Help control flow of information between combinational logic blocks
  - State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage



# Register Internals

**Computer Science 61C Spring 2021** 

- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between 0 and 1
- D is "data input", Q is "data output"
- Also called "D-type Flip-Flop"






# Flip-Flop Operation


**Computer Science 61C Spring 2021** 

Kolb and Weaver

- Edge-triggered d-type flip-flop
  - This one is "positive edge-triggered"



 "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."







# Flip-Flop Timing

**Computer Science 61C Spring 2021** 

- Edge-triggered d-type flip-flop
  - This one is "positive edge-triggered" \_\_\_\_
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms (more detail):







# Hardware Timing Terms

Computer Science 61C Spring 202


- Setup Time: when the input must be stable before the edge of the CLK
- Hold Time: when the input must be stable after the edge of the CLK
- "CLK-to-Q" Delay: how long it takes the output to change, measured from the edge of the CLK



# Model for Synchronous Systems

Computer Science 61C Spring 2021

Kolb and Weaver



- Collection of Combinational Logic blocks separated by registers
- Feedback is optional
- Clock signal(s) connects only to clock input of registers
- Clock (CLK): steady square wave that synchronizes the system
- Register: several bits of state that samples on rising edge of CLK (positive edge-triggered) or falling edge (negative edge-triggered)




# Maximum Clock Frequency

**Computer Science 61C Spring 2021** 

**Kolb and Weaver** 

What is the maximum frequency of this circuit?



Hint:


Frequency = 1/Period




#### Critical Paths

**Computer Science 61C Spring 2021** 

Kolb and Weaver




#### Timing...



Note: delay of 1 clock cycle from input to output. Clock period limited by propagation delay of adder/shifter.



# Pipelining to improve performance



- Insertion of register allows higher clock frequency
- More outputs per second (higher bandwidth)
- But each individual result takes longer (greater latency)



# Recap of Timing Terms

**Computer Science 61C Spring 2021** 

- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable <u>before</u> the rising edge of the CLK
- Hold Time when the input must be stable <u>after</u> the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising edge of the CLK
- Flip-flop one bit of state that samples every rising edge of the CLK (positive edge-triggered)
- Register several bits of state that samples on rising edge of CLK or on LOAD (positive edge-triggered)



# Problems With Clocking...

**Computer Science 61C Spring 2021** 

- The clock period must be longer than the critical path
  - Otherwise, you will get the wrong answers
- Critical path:
  - clk->q time
    - Necessary to get the output of the registers
  - worst case combinational logic delay
  - Setup time for the next register
- Must meet all of these to be correct



#### Hold-Time Violations...

**Computer Science 61C Spring 2021** 


- An alternate problem can occur...
  - Clk->Q + best case combinational delay < Hold time...</li>
- What happens?
  - Clk->Q + data propagates...
  - And now you don't hold the input to the flip flop long enough
- Solution:
  - Add delay on the best-case path (e.g. two inverters)



# Finite State Machines (FSM) Intro


**Computer Science 61C Spring 2021** 

- A convenient way to conceptualize computation over time
- We start at a state and given an input, we follow some edge to another (or the same) state
- The function can be represented with a "state transition diagram".
- With combinational logic and registers, any FSM can be implemented in hardware.





# FSM Example: 3 ones...



Assume state transitions are controlled by the clock: On each clock cycle the machine checks the inputs and moves to a new state and produces a new output...



# State Machine: Mealy v Moore Machines

Computer Science 61C Spring 2021

Kolb and Weaver

- Mealy machine:
  - Output is a function of both input and current state
  - Draw the outputs on the transitions
- Moore machine:
  - Output is only a function of the current state
  - Draw the outputs with the state bubbles



# Advantages and Disadvantages

**Computer Science 61C Spring 2021** 

Kolb and Weaver

#### Mealy Machine

- Smaller/fewer states
- Potentially slower in terms of clock rate:
  - Critical path of the system has to include both the input and output logic and whoever is using it

#### Moore Machine


- Bigger/more states
- Slower in terms of clock cycles to respond:
  - Going to take an extra cycle to give the output from the input
- Potentially higher clock rate:
  - Critical path of the system


## Hardware Implementation of FSM

Computer Science 61C Spring 2021

Kolb and Weaver

...therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each





Combinational logic circuit is used to implement a function that maps from present state and input to next state and output.



# FSM Combinational Logic

Computer Science 61C Spring 2021


Kolb and Weaver

0/0

#### Specify CL using a truth table

#### Truth table...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1





# Building Standard Functional Units

Computer Science 61C Spring 2021

Kolb and Weaver


- Data multiplexers
- Arithmetic and Logic Unit
- Adder/Subtractor



# Data Multiplexer ("Mux") (here 2-to-1, n-bit-wide)

Computer Science 61C Spring 2021

Kolb and Weaver






#### N instances of 1-bit-wide mux

#### How many rows in TT?

**Computer Science 61C Spring 2021** 






### How do we build a 1-bit-wide mux?

Computer Science 61C Spring 2021

Kolb and Weaver

 $\overline{s}a + sb$ 






# 4-to-1 multiplexer?

Computer Science 61C Spring 2021






$$e = \overline{s_1} \overline{s_0} a + \overline{s_1} s_0 b + s_1 \overline{s_0} c + s_1 s_0 d$$



# Another way to build 4-1 mux?

Computer Science 61C Spring 2021





Ans: Hierarchically!

Hint: NCAA tourney!




# Arithmetic and Logic Unit

#### **Computer Science 61C Spring 2021**

Kolb and Weaver

- Most processors contain a special logic block called the "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR




when S=00, R=A+B when S=01, R=A-B when S=10, R=A AND B when S=11, R=A OR B



# Our simple ALU

Computer Science 61C Spring 2021

Kolb and Weaver





# How to design Adder/Subtractor?

**Computer Science 61C Spring 2021** 

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer



#### Adder/Subtractor – One-bit adder LSB...

				1	$\mathfrak{d}_0$
<b>a</b> <sub>3</sub>	$\mathbf{a}_2$	$\mathbf{a}_1$	$\mathbf{a}_0$		$\frac{a_0}{0}$
1_	1_	1_	1_1_		•

$a_0$	$b_0$	$\mathbf{s}_0$	$c_1$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


$$s_0 = c_1 = c_1$$



**Computer Science 61C Spring 2021** 

# Adder/Subtractor – One-bit adder (1/2)...

Computer Science 61C Spring 2021											Kolb	and Weaver
							$\mathbf{a}_i$	$b_i$	$c_i$	$\mathbf{s}_{i}$	$c_{i+1}$	
							0	0	0	0	0	-
					] _		0	0	1	1	0	
		$\mathbf{a}_3$	$\mathbf{a}_2$	$\mid a_1 \mid$	$a_0$		0	1	0	1	0	
	+	$b_3$	$b_2$	$b_1$	$b_0$		0	1	1	0	1	
		<b>S</b> 3	$\mathbf{S}_{2}$	<b>S</b> 1	$\mathbf{s}_0$	-	1	0	0	1	0	
		~ 0	~ 2		] ~0					I	1	
							1	1	0	0	1	
							1	1	1	1	1	








# Adder/Subtractor – One-bit adder (2/2)

Computer Science 61C Spring 2021

Kolb and Weaver










#### N 1-bit adders ⇒ 1 N-bit adder

Computer Science 61C Spring 2021

Kolb and Weaver




# What about overflow? Overflow = $c_n$ ?



# Extremely Clever Adder/Subtractor: "Invert and add one"

**Computer Science 61C Spring 2021 Kolb and Weaver** 

X	y	XOR(x,y)
0	0	0
0	1	1
1	0	1
1	1	0





#### In Conclusion

**Computer Science 61C Spring 2021** 

- Finite State Machines have clocked state elements plus combinational logic to describe transition between states
  - Clocks synchronize D-FF change (Setup and Hold times important!)
- Standard combinational functional unit blocks built hierarchically from subcomponents

