Computer Science 010

CS 61C:

Great Ideas in Computer Architecture

Lecture 13: Control & Operating Speed

I

Administrivia

omputer Science 61C Kolb & Weav

- Project 2B is due this Thursday (3/4)!
- We will be releasing exam study resources this week for the midterm.
- We will also release information about the exam later this week.
- More information about the Project 1 Clobber will be released shortly.
- Reminder: Office hours have different priorities of ticket types:
 - Normal OH: Conceptual/Homework Questions > Project Questions > Lab Questions
 - Project OH: Project Questions > Conceptual/Homework Questions > Lab Questions
 - Note that different projects do NOT have a difference in priority.
 - Lab OH: Lab Questions > Project/Conceptual/Homework Questions



Agenda

Computer Science 61C Kolb & Wea


Review Single-Cycle RISC-V Datapath

- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



3

Recap: Adding branches to datapath






Implementing JALR Instruction (I-Format)

omputer	Science 61C									Kolb & Weaver
	31		20	19 15	14	12	11	7 6		0
		imm[11:0]		rs1	fun	ct3	rd		opcode	
Í		12		5	3	}	5		7	
		offset[11:0]		base	0		dest		JALR	

- JALR rd, rs, immediate
 - Writes PC+4 to Reg[rd] (return address)
 - Sets PC = Reg[rs1] + immediate
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes




Datapath with Branches






Adding jalr to datapath





Adding jalr to datapath






Implementing jal Instruction

Computer	Science 61C	177								Kolb & V	Veaver
	31	30		21	20	19 1:	2 11	7 6		0	
	imm[20]		imm[10:1]		imm[11]	imm[19:12]	rd		opcode		
	1		10		1	8	5		7		
${ m offset}[20:1]$					dest		JAL				

- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost




Adding jal to datapath





Adding jal to datapath





Recap: Complete RV32I ISA

LUI

JAL

JALR

BEQ

BNE

BLT

BGE

BLTU

BGEU

LB

LH

LW

LBU

LHU

SB

SH

SW

ADDI

AUIPC

	imm[31:12]			rd	0110111
	imm[31:12]			rd	0010111
in	m[20 10:1 11 1	9:12]		rd	1101111
imm[11	:0]	rs1	000	rd	1100111
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011
imm[11	:0]	rs1	000	rd	0000011
imm[11	:0]	rs1	001	rd	0000011
imm[11	:0]	rs1	010	rd	0000011
imm[11	:0]	rs1	100	rd	0000011
imm[11	:0]	rs1	101	rd	0000011
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011
imm[11	:0]	rs1	000	rd	0010011
imm[11	:0]	rs1	010	rd	0010011
imm[11	:0]	rs1	011	rd	0010011
imm[11	:0]	rs1	100	rd	0010011
imm[11	:0]	rs1	110	rd	0010011
imm[11	:0]	rs1	111	rd	0010011
0000000	1 1 .	4	001	,	0010011

RV32I has 47 instructions total 37 instructions covered in CS61C

000000	0	shamt	rs1	001	$^{\mathrm{rd}}$	0010011
000000	0	shamt	rs1	101	rd	0010011
010000	0	shamt	rs1	101	rd	0010011
000000	0	rs2	rs1	000	$^{\mathrm{rd}}$	0110011
010000	0	rs2	rs1	000	rd	0110011
000000	0	rs2	rs1	001	rd	0110011
000000	0	rs2	rs1	010	rd	0110011
000000	0	rs2	rs1	011	rd	0110011
000000	0	rs2	rs1	100	$^{\mathrm{rd}}$	0110011
000000	0	rs2	rs1	101	rd	0110011
010000	0	rs2	rs1	101	rd	0110011
000000	0	rs2	rs1	110	$_{\mathrm{rd}}$	0110011
000000	0	rs2	rs1	111	$^{\mathrm{rd}}$	0110011
0000	pred	succ	00000	000	00000	0001111
0000	0000	0000	00000	001	00000	0001111
00	00000000000			000	00000	1110011
00	00000000001			000	00000	1110011
	csr	1_1	rs1	001	rd	1110011
	csr	JOL	nrs C		rd	1110011
						4440044

Remaining instructions (ex: lui, auipc) can be implemented with no significant additions to the datapath: adding a "pass B" option to the ALU and another immediate decoding option. Rest is all control logic



SLLI

SRLI

SRAI

ADD

SUB

SLL

SLT

SLTU

XOR

SRL

SRA

OR

AND

FENCE

ECALL

FENCE.I

EBREAK


CSRRW

CSRRS SRRC

> SRRWI SRRSI

SRRCI

Single-Cycle RISC-V RV32I Datapath





Clicker Question


What are proper control signals for **lui** instruction?

A: BSel=0, ASel=0, WBSel=0

B: BSel=0, ASel=0, WBSel=1


C: BSel=0, ASel=1, WBSel=1

D: BSel=1, ASel=1, WBSel=1





Implementing lui





Agenda


Computer Science 61C Kolb & Wea

Finish Single-Cycle RISC-V Datapath

- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...




Processor





Single-Cycle RISC-V RV32I Datapath





Control Logic Truth Table (incomplete)

	Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel	
	add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU	
ter S	sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU	ı
	(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU	
	addi	*	*	+4	ı	*	Reg	Imm	Add	Read	1	ALU	
	lw	*	*	+4	1	*	Reg	Imm	Add	Read	1	Mem	
	sw	*	*	+4	S	*	Reg	Imm	Add	Write	0	*	
	beq	0	*	+4	В	*	PC	Imm	Add	Read	0	*	
	beq	1	*	ALU	В	*	PC	Imm	Add	Read	0	*	
	bne	0	*	ALU	В	*	PC	lmm	Add	Read	0	*	
	bne	1	*	+4	В	*	PC	lmm	Add	Read	0	*	
	blt	*	1	ALU	В	0	PC	Imm	Add	Read	0	*	
	bltu	*	1	ALU	В	1	PC	Imm	Add	Read	0	*	
	jalr	*	*	ALU	1	*	Reg	lmm	Add	Read	1	PC+4	
	jal	*	*	ALU	J	*	PC	Imm	Add	Read	1	PC+4	
	auipc	*	*	+4	U	*	PC	Imm	Add	Read	1	ALU	

19

Instruction type encoded using only 9 bits inst[30],inst[14:12], inst[6:2]

Computer Science 61C Kolb & West


	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
	n[20 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:	0]	rs1	001	rd	0000011	LH
imm[11:	0]	rs1	010	rd	0000011	LW
imm[11:	0]	rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	0]	rs1	000	rd	0010011	ADDI
imm[11:	0]	rs1	010	rd	0010011	SLTI
imm[11:	0]	rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:	0]	rs1	110	rd	0010011	ORI
imm[11:	0	rs1	111	rd	0010011	ANDI

inst[30)]	inst[14:12] [[15:[0.2]				
/	4				K	
000000	shamt	rs1	001	$^{\mathrm{rd}}$	0010011	SLLI
0000000	shamt	rs1	101	$^{\mathrm{rd}}$	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	$^{\mathrm{rd}}$	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
000000	rs2	rs1	010	rd	0110011	SLT
000000	rs2	rs1	011	rd	0110011	SLTU
000000	rs2	rs1	100	$^{\mathrm{rd}}$	0110011	XOR
000000	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	SRL
0100000	rs2	rs1	101	$^{\mathrm{rd}}$	0110011	SRA
000000	rs2	rs1	110	$^{\mathrm{rd}}$	0110011	OR
000000	rs2	rs1	111	$^{\mathrm{rd}}$	0110011	AND
0000 pre	d succ	00000	000	00000	0001111	FENCE
0000 000	0000	00000	001	00000	0001111	FENCE.
000000000		00000	000	00000	1110011	ECALL
000000000		00000	000	00000	1110011	EBREA
csr	Not	rs1	001	\frown rd	1110011	CSRRW
csr	IOVI	rs		rd	1110011	CSRRS
csr		rs1	011	rd	1110011	CSRRC
csr		zimm	101	rd	1110011	CSRRW
csr		zimm	110	rd	1110011	CSRRSI
csr		zimm	111	rd	1110011	CSRRCI
						7%



inet[6.2]

Control Block Design





15 data bits (outputs)

Control Realization Options

Computer Science 61C Kolb & Weave

ROM


- "Read-Only Memory"
- Regular structure
- Can be easily reprogrammed
 - fix errors
 - add instructions
- Popular when designing control logic manually

Combinatorial Logic

 Today, chip designers use logic synthesis tools to convert truth tables to networks of gates



ROM Controller Implementation





Agenda


Computer Science 61C Kolb & Wea

Finish Single-Cycle RISC-V Datapath

- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



Approximate Instruction Timing



IF	ID	EX	MEM	WB	Total
I-MEM	Reg Read	ALU	D-MEM	Reg W	
200 ps	100 ps	200 ps	200 ps	100 ps	800 ps



Instruction Timing

omp	puter Science 61C Kolb & Weaver							
	Instr	IF = 200ps	ID = 100ps	ALU = 200ps	MEM=200ps	WB = 100ps	Total	
	add	X	X	X		X	600ps	
	beq	X	X	X			500ps	
	jal	X	X	X			500ps	
	lw	Х	Х	Х	X	X	800ps	
•	SW	X	X	X	X		700ps	

Maximum clock frequency

•
$$f_{max} = 1/800ps = 1.25 GHz$$

Most blocks idle most of the time

• E.g.
$$f_{max,ALU} = 1/200ps = 5 GHz!$$

- How can we keep ALU busy all the time?
- 5 billion adds/sec, rather than just 1.25 billion?
- Idea: Factories use three employee shifts equipment is always busy! Berkeley EECS

Agenda

Computer Science 61C Kolb & Wea

Finish Single-Cycle RISC-V Datapath

- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



Performance Measures

Computer Science 61C Kolb & Weav

- "Our" RISC-V executes instructions at 1.25 GHz
 - 1 instruction every 800 ps
- Can we improve its performance?
 - What do we mean with this statement?
 - Not so obvious:
 - Quicker response time, so one job finishes faster?
 - More jobs per unit time (e.g. web server returning pages)?
 - Longer battery life?



Transportation Analogy





omputer Science 61C		Kolb & Wea
	Race Car	Bus
Passenger Capacity	1	50
Travel Speed	200 mph	50 mph
Gas Mileage	5 mpg	2 mpg

50 Mile trip:

	Race Car	Bus
Travel Time	15 min	60 min
Time for 100 passengers	1500 min	120 min
Gallons per passenger	10 gallons	0.5 gallons



Computer Analogy

	Transportation	Computer
omput	Trip Time	Program execution time (<i>latency</i>): e.g. time to update display
	Time for 100 passengers	Throughput: e.g. number of server requests handled per hour
	Gallons per passenger	Energy per task*: e.g. how many movies you can watch per battery charge or energy bill for datacenter

* Note: power is not a good measure, since low-power CPU might run for a long time to complete one task consuming more energy than faster computer running at higher power for a shorter time



"Iron Law" of Processor Performance

Computer Science 61C Kolb & Weaver



Instructions per Program

Computer Science 61C Kolb & Weave

Determined by

- Task
- Algorithm, e.g. O(N²) vs O(N)
- Programming language
- Compiler
- Instruction Set Architecture (ISA)

Input

 It is, of course, the halting problem to know how many instructions a program will take in advance



(Average) Clock cycles per Instruction

Computer Science 61C Kolb & Weav

Determined by

- ISA (CISC versus RISC)
- Processor implementation (or microarchitecture)
 - E.g. for "our" single-cycle RISC-V design, CPI = 1
- Superscalar processors, CPI < 1 (next lecture)



Time per Cycle (1/Frequency)

Computer Science 61C Kolb & Weav

Determined by

- Processor microarchitecture (determines critical path through logic gates)
- Technology (e.g. 14nm versus 28nm)
- Power budget (lower voltages reduce transistor speed)



Speed Tradeoff Example

omputer Science 61C Kolb & Wea


For some task (e.g. image compression) ...

	Processor A	Processor B
# Instructions	1 Million	1.5 Million
Average CPI	2.5	1
Clock rate f	2.5 GHz	2 GHz
Execution time	1 ms	0.75 ms

Processor B is faster for this task, despite executing more instructions and having a lower clock rate!



Energy per Task



Want to reduce capacitance and voltage to reduce energy/task



Energy Tradeoff Example

omputer Science 61C Kolb & Weav

- "Next-generation" processor (Moore's law)
 - Capacitance, C:

reduced by 15 % reduced by 15 %

Supply voltage, V_{sup}:

 $(.85C)(.85V)^2 = .63E = > -39\%$

- Energy consumption: reduction
- Significantly improved energy efficiency thanks to
 - Moore's Law AND
 - Reduced supply voltage



Energy "Iron Law"

omputer Science 61C Kolb & Weav

- Energy efficiency (e.g., instructions/Joule) is key metric in all computing devices
- For power-constrained systems (e.g., 20MW datacenter), need better energy efficiency to get more performance at same power
- For energy-constrained systems (e.g., 1W phone), need better energy efficiency to prolong battery life
 - Performance = Power * Energy Efficiency (Tasks/Second) (Joules/Second) (Tasks/Joule)




End of Scaling

Computer Science 61C Kolb & Weav

- In recent years, industry has not been able to reduce supply voltage much, as reducing it further would mean increasing "leakage power" where transistor switches don't fully turn off (more like dimmer switch than on-off switch)
- Also, size of transistors and hence capacitance, not shrinking as much as before between transistor generations
 - Rather than horizontal modern CMOS uses vertically-aligned transistors to pack them closer together... But that doesn't reduce capacitance just allows for higher density
- Power becomes a growing concern the "power wall"
- Cost-effective air-cooled chip limit around ~150W



Processor Trends





[Olukotun, Hammond,Sutter,Smith,Batten]₀

Agenda

Computer Science 61C Kolb & Wea

Finish Single-Cycle RISC-V Datapath

- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



Pipelining

omputer Science 61C Kolb & Wea

- A familiar example:
 - Getting a university degree



- Shortage of Computer scientists (your startup is growing):
 - How long does it take to educate 16,000 students?



Computer Scientist Education





43

Latency versus Throughput

Computer Science 61C Kolb & Wea

Latency

Time from entering college to graduation

Serial4 years

Pipelining4 years

Throughput

Average number of students graduating each year

• Serial 1000

Pipelining 4000

Pipelining


- Increases throughput (4x in this example)
- But can never improve latency
 - sometimes worse (additional overhead e.g. for shift transition)
- AKA: "Why Nick's Ph.D. dissertation was a f@#@)(@#* stupid idea!" Berkeley|EECS

Simultaneous versus Sequential

Computer Science 61C Kolb & Weav

What happens sequentially?

What happens simultaneously?





Agenda


Computer Science 61C Kolb & Wea

Finish Single-Cycle RISC-V Datapath

- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...




Pipelining with RISC-V




add t0, t1, t2
or t3, t4, t5
sll t6, t0, t3

Berkeley EECS



Pipelining with RISC-V

add t0, t1, t2
or t3, t4, t5
sll t6, t0, t3




	Single Cycle	Pipelining
Timing	$t_{step} = 100 \dots 200 \text{ ps}$	$t_{cycle} = 200 \text{ ps}$
	Register access only 100 ps	All cycles same length
Instruction time, t _{instruction}	$= t_{cycle} = 800 \text{ ps}$	1000 ps
Clock rate, f _s	1/800 ps = 1.25 GHz	1/200 ps = 5 GHz
Relative speed	1 x	4 x



Sequential vs Simultaneous

What happens sequentially, what happens simultaneously?



Agenda

Computer Science 61C Kolb & Wea

Finish Single-Cycle RISC-V Datapath

- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



And in Conclusion, ...

Computer Science 61C Kolb & Wea

Controller

Tells universal datapath how to execute each instruction

Instruction timing

- Set by instruction complexity, architecture, technology
- Pipelining increases clock frequency, "instructions per second"
 - But does not reduce time to complete instruction

Performance measures

- Different measures depending on objective
 - Response time
 - Jobs / second
 - Energy per task

