

Multithreading Issues, Cache Coherency



Review of Last Lecture (1/3)

- Sequential software is slow software
 - SIMD and MIMD only path to higher performance
- Multithreading increases utilization, Multicore more processors (MIMD)
- OpenMP as simple parallel extension to C
 - Small, so easy to learn, but not very high level
 - It's easy to get into trouble (more today!)

Review of Last Lecture (2/3)


- Synchronization in RISC-V:
- Atomic Swap:

```
amoswap.w.aq rd,rs2,(rs1) amoswap.w.rl rd,rs2,(rs1)
```

- swaps the memory value at M[R[rs1]] with the register value in R[rs2]
- atomic because this is done in one instruction

Review of Last Lecture (3/3)

• These are defined within a parallel section




Parallel Hello World

```
#include <stdio.h>
#include <omp.h>
int main () {
  int nthreads, tid;
  /* Fork team of threads with private var tid */
  #pragma omp parallel private(tid)
    tid = omp get thread num(); /* get thread id */
    printf("Hello World from thread = %d\n", tid);
    /* Only master thread does this */
    if (tid == 0) {
      nthreads = omp get num threads();
      printf("Number of threads = %d\n", nthreads);
     /* All threads join master and terminate */
```

Agenda

- OpenMP Directives
 - Workshare for Matrix Multiplication
 - Synchronization
- Common OpenMP Pitfalls
- Multiprocessor Cache Coherence
- Coherence Protocol: MOESI

Matrix Multiplication



Naïve Matrix Multiply

Advantage: Code simplicity

Disadvantage: Blindly marches through memory (how does this affect the cache?)

Matrix Multiply in OpenMP

```
start time = omp get wtime();
#pragma omp parallel for private(tmp, i, j, k)
                                                                  Outer loop spread across N
                                                                  threads; inner loops inside a
  for (i=0; i<Mdim; i++) {
                                                                  single thread
    for (j=0; j<Ndim; j++) {
       tmp = 0.0;
       for( k=0; k<Pdim; k++) {
         /* C(i,j) = sum(over k) A(i,k) * B(k,j)*/
         tmp += *(A+(i*Pdim+k)) * *(B+(k*Ndim+j));
                                                  Why is there no data race here?
       *(C+(i*Ndim+j)) = tmp;
                                                      Different threads only work on different ranges of i -- inside
                                                      writing memory access

    Each thread works on writing to different rows

run time = omp get wtime() - start time;
                                                      Never reducing to a single value (because every write is
                                                      unique).
```

Naïve Matrix Multiply


```
for (i=0; i<N; i++)
  for (j=0; j<N; j++)
    for (k=0; k<N; k++)
        C[i*N+j] += A[i*N+k] * B[N*k+j];</pre>
```

Question: What if cache block size > N?

Block Size > N Won't use last half

Won't use last half

of the block!



Naïve Matrix Multiply


```
for (i=0; i<N; i++)
  for (j=0; j<N; j++)
    for (k=0; k<N; k++)
        C[i*N+j] += A[i*N+k] * B[N*k+j];</pre>
```

Question: What if cache block size > N?

—We wouldn't be using all the data in the blocks that were put in the cache for matrix C and A!

What about if cache block size < N?

Block Size < N



Cache Blocking

- Increase the number of cache hits you get by using up as much of the cache block as possible
 - For an N x N matrix multiplication:
 - Instead of *striding* by the dimensions of the matrix, stride by the blocksize
 - When N is not perfect divisible by the blocksize, chunk up data as much as
 possible into block sizes and handle the remainder as a tailcase
- You've already done this in the cache lab —really try to understand it!

Agenda

- OpenMP Directives
 - Workshare for Matrix Multiplication
 - Synchronization
- Common OpenMP Pitfalls
- Multiprocessor Cache Coherence
- Coherence Protocol: MOESI

Synchronization Problems

```
double compute sum(double *a, int a len) {
       double sum = 0.0;
              #pragma omp parallel for
              for (int i = 0; i < a len; i++) {
                     sum += a[i];
                                          Problem: data race with sum!
                                          Solution 1: Put body of loop in critical section
       return sum;
                                          New Problem: Code is now serial! Each thread
                                          must wait its turn to add to sum
                                          Solution 2: Separate "sum"s for each thread!
```

Combine at the end

OpenMP Reduction

 Reduction: specifies that 1 or more variables that are private to each thread are subject of reduction operation at end of parallel region:

```
reduction (operation: var)
```

- Operation: perform on the variables (var) at the end of the parallel region
- Var: variable(s) on which to perform scalar reduction

```
#pragma omp for reduction(+ : nSum)
for (i = START ; i <= END ; ++i)
   nSum += i;</pre>
```

Sample use of reduction

```
double compute_sum(double *a, int a_len) {
    double sum = 0.0;

    #pragma omp parallel for reduction(+ : sum)
    for (int i = 0; i < a_len; i++) {
        sum += a[i];
    }
    return sum;
}</pre>
```

Agenda

- OpenMP Directives
 - Workshare for Matrix Multiplication
 - Synchronization
- Common OpenMP Pitfalls
- Multiprocessor Cache Coherence
- Coherence Protocol: MOESI

OpenMP Pitfalls

- We can't just throw pragmas on everything and expect performance increase (\bigcirc)
 - Might not change speed much or break code!
 - Must understand application and use wisely
- Discussed here:
 - 1) Data dependencies
 - 2) Sharing issues (private/non-private variables)
 - 3) Updating shared values
 - 4) Parallel overhead

OpenMP Pitfall #1: Data Dependencies

Consider the following code:

```
a[0] = 1;

for(i=1; i<5000; i++)

a[i] = i + a[i-1];
```

- There are dependencies between loop iterations!
 - Splitting this loop between threads does not guarantee in-order execution
 - Out of order loop execution will result in undefined behavior (i.e. likely wrong result)

Open MP Pitfall #2: Sharing Issues

Consider the following loop:

```
#pragma omp parallel for
for(i=0; i<n; i++){
    temp = 2.0*a[i];
    a[i] = temp;
    b[i] = c[i]/temp;
}</pre>
Each thread accesses
different elements of a, b,
and c, but the same temp
}
```

temp is a shared variable!

```
#pragma omp parallel for private(temp)
    for(i=0; i<n; i++) {
        temp = 2.0*a[i];
        a[i] = temp;
        b[i] = c[i]/temp;
}</pre>
```

OpenMP Pitfall #3: Updating Shared Variables Simultaneously

Reads and writes to

Now consider a global sum:

• This can be done by surrounding the summation by a critical/atomic section or reduction clause:

```
#pragma omp parallel for reduction(+:sum)
{
   for(i=0; i<n; i++)
      sum = sum + a[i];
}</pre>
```

- Compiler can generate highly efficient code for reduction

OpenMP Pitfall #4: Parallel Overhead

- Spawning and releasing threads results in significant overhead
- Better to have fewer but larger parallel regions
 - Parallelize over the largest loop that you can (even though it will involve more work to declare all of the private variables and eliminate dependencies)


OpenMP Pitfall #4: Parallel Overhead

```
Too much overhead in thread
start time = omp get wtime();
                                              generation to have this statement
for (i=0; i<Ndim; i++) {</pre>
                                              run this frequently.
  for (j=0; j<Mdim; j++) {
                                              Poor choice of loop to parallelize.
    tmp = 0.0;
    #pragma omp parallel for reduction(+:tmp)
      for( k=0; k<Pdim; k++) {
         /* C(i,j) = sum(over k) A(i,k) * B(k,j)*/
         tmp += *(A+(i*Ndim+k)) * *(B+(k*Pdim+j));
    *(C+(i*Ndim+j)) = tmp;
run time = omp get wtime() - start time;
```

Agenda

- OpenMP Directives
 - Workshare for Matrix Multiplication
 - Synchronization
- Common OpenMP Pitfalls
- Multiprocessor Cache Coherence
- Coherence Protocol: MOESI

Where are the caches?




CS 61C Su20 - Lecture 23

Recall: multithreading could be spread across multiple cores

Multiprocessor Caches


- Memory is a performance bottleneck
 - Even with just one processor
 - Caches reduce bandwidth demands on memory
- Each core has a *local* private cache

Cache misses access shared common memory



Shared Memory and Caches


- What if?
 - Processors 1 and 2 read Memory[1000] (value 20)



Shared Memory and Caches

• Now:

Processor 0 writes Memory[1000] with 40




Problem?

Keeping Multiple Caches Coherent

- Architect's job: keep cache values coherent with shared memory
- Idea: on cache miss or write, notify other processors via interconnection network
 - If reading, many processors can have copies
 - If writing, invalidate all other copies
- Write transactions from one processor "snoop" tags of other caches using common interconnect
 - Invalidate any "hits" to same address in other caches

Shared Memory and Caches

- Example, now with cache coherence
 - Processors 1 and 2 read Memory[1000]
 - Processor 0 writes Memory[1000] with 40



Question

Which statement is TRUE about multiprocessor cache coherence?

- (A) Using write-through caches removes the need for cache coherence
- (B) Every processor store instruction must check the contents of other caches
- (C) Most processor load and store accesses only need to check in the local private cache
- (D) Only one processor can cache any memory location at one time


Agenda

- OpenMP Directives
 - Workshare for Matrix Multiplication
 - Synchronization
- Common OpenMP Pitfalls
- Multiprocessor Cache Coherence
- Coherence Protocol: MOESI


How Does HW Keep \$ Coherent?

- Simple protocol: MSI
- Each cache tracks state of each block in cache:
 - Modified: up-to-date, changed (dirty), OK to write
 - no other cache has a copy
 - copy in memory is out-of-date
 - must respond to read request by other processors by updating memory
 - Shared: up-to-date data, not allowed to write
 - other caches may have a copy
 - copy in memory is up-to-date
 - Invalid: data in this block is "garbage"

MSI Protocol: Current Processor



MSI Protocol: Response to Other Processors




How to keep track of state block is in?

- Already have valid bit + dirty bit
- Introduce a new bit called "shared" bit

	Valid Bit	Dirty Bit	Shared Bit
Modified	1	1	0
Shared	1	0	X (for now)
Invalid	0	X	X


X = doesn't matter

MSI Example



Compatibility Matrix

- Each block in each cache is in one of the following states:
 - Modified (in cache)
 - Shared (in cache)
 - Invalid (not in cache)



Compatibility Matrix: Allowed states for a given cache block in any <u>pair</u> of caches


Problem: Writing to Shared is Expensive

- If block is in shared, need to check if other caches have data (so we can invalidate) if we want to write
- If block is in modified, don't need to check other caches if we want to write.
 - Why? Only one cache can have data if modified


Performance Enhancement 1: Exclusive State

- New state: exclusive
- Exclusive: up-to-date data, OK to write (change to modified)
 - no other cache has a copy
 - copy in memory up-to-date
 - no write to memory if block replaced
 - supplies data on read instead of going to memory
- Now, if block is in shared, at least 1 other cache must contain it:
 - Shared: up-to-date data, not allowed to write
 - other caches may definitely have a copy
 - copy in memory is up-to-date
- MESI also known as Illinois protocol (since it was developed at UIUC!)

MESI Protocol: Current Processor



MESI Protocol: Response to Other Processors



How to keep track of state block is in?

New entry in truth table: Exclusive

	Valid Bit	Dirty Bit	Shared Bit
Modified	1	1	0
Exclusive	1	0	0
Shared	1	0	1
Invalid	0	X	X

X = doesn't matter

Problem: Expensive to Share Modified

- In MSI and MESI, if we want to share block in modified:
 - 1. Modified data written back to memory
 - 2. Modified block \rightarrow shared
 - 3. Block that wants data \rightarrow shared
- Writing to memory is expensive! Can we avoid it?

Performance Enhancement 2: Owned State

- Owner: up-to-date data, read-only (like shared, you can write if you invalidate shared copies first and your state changes to modified)
 - Other caches have a shared copy (Shared state)
 - Data in memory not up-to-date
 - Owner supplies data on probe read instead of going to memory
 - Combination of Modified and Shared
- Shared: up-to-date data, not allowed to write
 - other caches definitely have a copy
 - copy in memory is may be up-to-date

Common Cache Coherency Protocol: MOESI (snoopy protocol)

Each block in each cache is in one of the following states:


- Modified (in cache)
- Owned (in cache)
- <u>Exclusive</u> (in cache)
- <u>Shared</u> (in cache)
- Invalid (not in cache)

	M	0	E	S	I
M	Х	x	X	x	✓
0	X	X	X	/	✓
E	X	X	X	X	✓
S	X	/	X	/	✓
I	✓	✓	✓	✓	/


Compatibility Matrix: Allowed states for a given cache block in any pair of caches

48

MOESI Protocol: Current Processor



MOESI Protocol: Response to Other Processors




How to keep track of state block is in?


New entry in truth table: Owned

	Valid Bit	Dirty Bit	Shared Bit
Modified	1	1	0
Owned	1	1	1
Exclusive	1	0	0
Shared	1	0	1
Invalid	0	X	X


X = doesn't matter

MOESI Example





Cache Coherence Tracked by Block




Suppose:

- Block size is 32 bytes
- P0 reading and writing variable X, P1 reading and writing variable Y
- X in location 4000, Y in 4012
- What will happen?

False Sharing

- Block ping-pongs between two caches even though processors are accessing disjoint variables
 - Effect called false sharing
- How can you prevent it?
 - Want to "place" data on different blocks
 - Reduce block size

False Sharing vs. Real Sharing



- If same piece of data being used by 2 caches, ping-ponging is inevitable
- This is **not** false sharing
- Would cache invalidation occur if block size was only 1 word?
 - Yes: true sharing
 - No: false sharing

Understanding Cache Misses: The 3Cs

- **Compulsory** (cold start or process migration, 1st reference):
 - First access to a block in memory impossible to avoid
 - Solution: block size ↑ (MP ↑)

Capacity:

- Cache cannot hold all blocks accessed by the program
- Solution: cache size 个 (may cause access/HT 个)

Conflict (collision):

- Multiple memory locations map to same cache location
- Solutions: cache size \uparrow , associativity \uparrow (may cause access/HT \uparrow)

"Fourth C": Coherence Misses

- Misses caused by coherence traffic with other processor
- Also known as communication misses because represents data moving between processors working together on a parallel program
- For some parallel programs, coherence misses can dominate total misses

Summary

- OpenMP as simple parallel extension to C
 - Synchronization accomplished with critical/atomic/reduction
 - Pitfalls can reduce speedup or break program logic
- Cache coherence implements shared memory even with multiple copies in multiple caches
 - False sharing a concern