



Towards Automatic Program Specification Using SME Models

Communicating Process Architectures 2018 - Technische Universität Dresden

Alberte Thegler

Niels Bohr Institute, University of Copenhagen, Denmark



Ariane-5

4th June 1996



Ariane-5

4th June 1996

Total failure on launch



Ariane-5

4th June 1996

Total failure on launch

Converting a 64-bit floating point number to signed 16-bit integer.



Ariane-5

4th June 1996

Total failure on launch

Converting a 64-bit floating point number to signed 16-bit integer.

Overflow caused the self-destruct mechanism in both primary and backup computer



Ariane-5

4th June 1996

Total failure on launch

Converting a 64-bit floating point number to signed 16-bit integer.

Overflow caused the self-destruct mechanism in both primary and backup computer

No people where harmed



The Patriot Missile Failure

25th February 1991 in the Persian Gulf war



The Patriot Missile Failure

25th February 1991 in the Persian Gulf war

A Patriot missile failed to intercept an incomming "Scud" which struck a U.S Army barracks, killing 28 soldiers.



The Patriot Missile Failure

25th February 1991 in the Persian Gulf war

A Patriot missile failed to intercept an incomming "Scud" which struck a U.S Army barracks, killing 28 soldiers.

A bug in the system's weapons control computer caused an inaccurate tracking calculation. Conversion of time since last boot from an integer to a real number was performed using a 24 bit register.



The Patriot Missile Failure

25th February 1991 in the Persian Gulf war

A Patriot missile failed to intercept an incomming "Scud" which struck a U.S Army barracks, killing 28 soldiers.

A bug in the system's weapons control computer caused an inaccurate tracking calculation. Conversion of time since last boot from an integer to a real number was performed using a 24 bit register.

Inaccurate results == missile misses target



What have we done?

A transpiler which transpiles SMEIL code to CSP_M in order to verify SME models with FDR4



SME

The SME model builds on the CSP algebra what more to add?



You have just been introduced to SMEIL in the previous presentation



You have just been introduced to SMEIL in the previous presentation

We transpile from SMEIL to CSP_M And then verify it in FDR4



You have just been introduced to SMEIL in the previous presentation

We transpile from SMEIL to CSP_M And then verify it in FDR4

Currently only works with pure SMEIL programs



You have just been introduced to SMEIL in the previous presentation

We transpile from SMEIL to CSP_M And then verify it in FDR4

Currently only works with pure SMEIL programs








Figure. Digital clock with six seven segment displays, displaying 12:34:56.






Figure. Digital clock with six seven segment displays, displaying 12:34:56.

Seconds since midnight






Figure. Digital clock with six seven segment displays, displaying 12:34:56.

Seconds since midnight

Arithmetics calculate hours, seconds and minutes respectively






Figure. Digital clock with six seven segment displays, displaying 12:34:56.

Seconds since midnight

Arithmetics calculate hours, seconds and minutes respectively

Two seven segment displays pr. time process



What are we verifying

One seven segment example can only display the numbers 0-9.

4 bits can represent 0-15, which is more than needed.



What are we verifying

One seven segment example can only display the numbers 0-9.

4 bits can represent 0-15, which is more than needed.

We can verify that the values communicated to the seven segment displays does not exceed the expected values.



What are we verifying

One seven segment example can only display the numbers 0-9.

4 bits can represent 0-15, which is more than needed.

We can verify that the values communicated to the seven segment displays does not exceed the expected values.

In general, we verify the values communicated on CSP_M channels



What are we verifying

One seven segment example can only display the numbers 0-9.

4 bits can represent 0-15, which is more than needed.

We can verify that the values communicated to the seven segment displays does not exceed the expected values.

In general, we verify the values communicated on CSP_M channels

In this case we can restrict the assertions further. Hours will never be more than 24, etc.



Seven Segments SMEIL Structure

SMEIL code:



Seven Segments SMEIL Structure




Figure. SMEIL network for a seven segment display clock. Each SMEIL process is represented by a cicle with a letter corresponding to the processes Input, Hours, Minutes and Seconds respectively.



SMEIL bus to CSP_M channel

Code example



CSP_M process structure

Code example



Monitor process

Code example



Example continued

 CSP_M code

 CSP_M code? Do we even need this?



Results - time to verify in FDR4?

The seven segment example have been run on a Intel(R) Xeon(R) CPU E5-2698 v4 @ 2.20GHz.

The example were run x times and the average was measured. (If I have time)



Conclusion

With this system we can transpile hardware models to $\ensuremath{\mathsf{CSP}_{\mathit{M}}}$



Conclusion

With this system we can transpile hardware models to $\ensuremath{\mathsf{CSP}_{\mathit{M}}}$

and verify values on the CSP_M channels



Conclusion

With this system we can transpile hardware models to $\ensuremath{\mathsf{CSP}_{\mathit{M}}}$

and verify values on the CSP_M channels

and thereby verify the original hardware model



Future work

Rest of SMEIL grammar?

+ more?



Questions?

Thank you!

Thank you so much for your time. Feel free to ask anything.

