



Master's Thesis


Alberte Thegler - alberte@thegler.dk

Towards formal verification of FDR4

Department of Computer Science

Professor Brian Vinter

August 2018



Abstract

Bla bla bla bla

Contents

1	Introduction	1
1.1	Motivation	1
1.2	Learning goals	2
2	Related work	3
3	Theory	7
3.1	Hoare’s logic	7
4	Method	8
5	Results and tests (Experiment?)	9
6	Discussion	10
7	Conclusion	11
7.1	Future work	11
7.2	Appendix	13

Todo list

apparently it did not - but how far back should I go?	3
Maybe add more here about what uses Hoare logic today	3
Figure out if Hoare used this information/update in his work with CSP. I	
am not sure if CSP work on Hoare logic?	3
Citation to Communicating Sequential Processes: The first 25 years . . .	3
Is that really how it was - was it a programming language??? :o	3
her stoppede jeg fredag eftermiddag.	3
Figure out the precise difference between refinement and model checking .	4
Why can't I find any more information about ProBE?	4
This might not be relevant since it does not actually verify anything . . .	4
It might use another type of CSP	4
Cite the webside	4
I have had a hard time finding papers on this - are there no papers on it?	4
Find more about this as well https://www.principia-m.com/syncstitch/ -	
I can't seem to find any papers on this.	4
It would be worth to read more about this! They have done a bit of the	
same that I am to do in my thesis with auto generating CSP_M	6

Chapter 1

Introduction

When we create programs, we wish to verify that it is also correct. There are several ways to do this, one commonly used is **testing** which require that the programmer creates several different scenarios and its expected output, or that the programmer programs a test-generator to create the scenarios and expected output. This, however, is not adequate for (word for important systems). Therefore it is of high interest to create a verification of the system or program.

Talk about how verification was first created and how it became to be used for concurrent systems. Then write about how it works and then write about the different systems and formal languages that is used for it.

In this thesis we look at model checking, that is, verifying that a specific property will always hold for a piece of code.

Formal verification is the process of checking whether a program satisfies specific properties. Different methods have evolved, all having different advantages and disadvantages. FDR is sometimes referred to as a model checker however is it actually a refinement checker.

Matematicians tend to reject proofs by exhaustive checking of all cases as being less satisfying than deductive proofs, and with good reason. First, they are not applicable for proving theorems about integers and real numbers, which are infinite domains so that the number of interpretations is infinite and they cannot be exhaustively checked. Second, they offer no insight into why a theorem is true. But computer scientists have more practical concerns. If they can check all computations of a program and show that they all satisfy a correctness property, we will be willing to forego elegance and be more than satisfied that our program has been proven correct. (from "A primer on model checking af Ben-Ari [6]

1.1 Motivation

Intels-division bug
Toyota bremse-fejl
Adriane 5 haeldning
Terac-25

1.2 Learning goals

This is where the learning goals go.

Chapter 2

Related work

The concepts of formal verification began in 1967, when Robert W. Floyd was published with the paper *Assigning meaning to programs*[10]. Floyd provided a basis for the formal definitions of the meaning of programs which can be used for proving correctness, equivalence and termination. By using flowcharts, he argues that when a command is reached, all previous commands will have been true as well.

apparently
it did not
- but how
far back
should I
go?

C.A.R Hoare was inspired by Floyd and in 1969 his paper *An axiomatic basis for computer programming*[13] was published. The logic he presented there (later known as *Hoare logic*), was build on Floyd's ideas and proposed the notation *Partial correctness specification*; $\{P\}C\{Q\}$. Here, C is a command and P and Q are conditions on the program variables in C . Hoare showed that whenever C is executed in a state that satisfies the condition P , and if the execution terminates, then the state that C terminates in, will satisfy Q . Hoares logic have been the basis of a lot of different formal languages and have contributed to the continuous work on formal verification.

Since the original Hoares logic was not originally thought as to work with concurrent programs, L. Lamport extended Hoare's logic in his paper *The 'Hoare logic' of concurrent programs*[19] in 1980. Here, he discuss why Hoare's logic, as proposed by C.A.R Hoare, does not work for concurrent programs and proposes a "generalized Hoare's logic" that takes concurrency into account.

Maybe
add more
here about
what uses
Hoare
logic to-
day

In 1978 Hoares paper *Communicating Sequential Processes* was published and with it CSP. It have been widely used in many different works and have also been expanded since Hoare initially described it in 1978. The first version of CSP was mostly a concurrent programming language but in 1984, Brookes, Hoare and Roscoe published their continued work on CSP with the paper *A Theory of Communicating Sequential Processes*[8], and created the modern process algebra it is today. Only a few minor changes have been made to CSP since then, and they are described in Roscoe's *The Theory and Practice of Concurrency*[25]. Now, several different variations of CSP exists today which all specialize in different areas of formal descriptions.

Figure out
if Hoare
used this
informa-
tion/update
in his work
with CSP.
I am not
sure if
CSP work
on Hoare
logic?

A number of tools have been created in order to analyse, verify and understand systems written in CSP. Since CSP was mostly a blackboard language

Citation
to Com-
municating
Sequential
Processes:
The first
25 years

Is that re-
ally how
it was -

and difficult to use on larger scale, Scattergood created a combination of the standard CSP and a functional programming language which created a better baseline for tools to work with CSP. In order to use these tools along with CSP, different types of machine-readable CSP syntaxes have been created over the years, but most of today's CSP tools use a version of machine-readable CSP called CSP_M which was created by Scattergood[26]. One of the most known CSP tool is the Failure-Divergence Refinement (FDR), build by Formal Systems (Europe) Ltd., which is currently at version 4.2.3[28]. FDR is a refinement checker which differs from a lot of other CSP tools that are merely model checkers. FDR only work on finite-state processes.

ProBE (Process Behaviour Explorer)[21] is a tool to animate CSP in order to explore the state space of CSP processes, and can even handle infinite state. ProBE is based on the same CSPM version as FDR and ProBE have also been created by Formal Systems (Europe) Ltd that also created FDR.

The Adelaide Refinement Checker (ARC)[22] is a automatic verification tool for untimed CSP. It represents the internal representation by using Ordered Binary Decision Diagrams (OBDDs). This lessen the state explosion problem that other model checkers have with LTS representations.

The ProB project[11] is originally a constraint solver and model checker for the B-Method but it also supports other languages like Z and CSP_M . ProB can also be used for automated refinement checking and LTL model checking. ProB can work with some CSP_M on its own or it can be used to verify combined CSP_M and B specifications.

J. Sun, Y.Liu, J.Dong et al. present the Process Analysis Toolkit (PAT) in their 2009 paper[27]. PAT is a CSP analysis tool that can perform LTL model checking, refinement checking and simulation of CSP and Timed CSP processes. ***<http://www.cs.ox.ac.uk/ucs/CSPTools.html> claims that Pat uses a liberal version of CSP and not according to the original semantics. PAT apparently supports shared variables, which the original CSP does***

SSG is a parallel refinement checker based on CSP. It can do refinement checks, deadlock checks and divergence checks. It can do parallel checking and therefore the time for verification is a lot smaller than with fx. FDR.

SyncStitch is a refinement checker also based on CSP. It can perform refinement, deadlock checks and livelock checks. In SyncStitch it is possible to model, simulate and check concurrent systems.

CSP-Prover[17] (<https://staff.aist.go.jp/y-isobe/CSP-Prover/CSP-Prover.html>) is a theorem prover which works on CSP and based on the theorem prover Isabelle. It is an entirely different way to check programs than model checking. It attempts to prove some general results based on specific theory. It is better at proving general results where FDR is better at proving combinatorial problems (Not sure if relevant)

The programming language Occam, which was first released in 1983, is a

Figure out the precise difference between refinement and model checking

Why can't I find any more information about ProBE?

This might not be relevant since it does not actually verify anything

It might use another type of CSP

Cite the website

I have had a hard time finding papers on this - are there no papers on it?

Find more about this as well <https://www.principia-m.com/syncstitch/> - I can't seem to find any papers on this.

concurrent programming language that builds on the Communicating Sequential Processes process algebra. Occam developed over the years and the Kent Retargetable occam Compiler (KRoC) team at Kent University created the Occam- π variant of the occam programming language. It is a version that extends the ideas of CSP in the original occam language but adding mobility features from pi-calculus. On the KRoC webpage they describe the reason to include functionality from pi-calculus; *"Specifically, we want to allow networks of processes to evolve, to change their topologies, to cope with growth and decay without losing semantic or structural integrity. We want to address the mobility of processes, channels and data and understand the relationships between these ideas. We want to retain the ability to reason about such systems, preserving the concept of refinement."*¹

SPIN[18] is a verification tool that uses process interactions to prove correctness for a system. The systems to be verified are described in the formal language PROMELA(ProCess MEta LAnguage)[14] and the correctness properties are specified in Linear Temporal Logic (LTL)[23]. In the paper *Reasoning About Infinite Computations*[30], Vardi and Wolper showed that all LTL formulas can be translated into a Büchi automata which SPIN makes use of and thus converting the given LTL into a Büchi automaton. Spin performs verification on concurrent software and does not perform verification on hardware circuits. Spin was developed at Bell Labs, starting in 1980. Gerard J. Holzmann gives an introduction to the theoretical foundations, the design and structure and examples of applications in the paper *The model checker SPIN*[15]. SPIN was built on the pioneering work on logic model checking by Clarke and Emerson[9], as well as Sifakis and Queille[24]. Vardi and Wolper extended their work with an automata-theoretic approach to automatically verify programs[29].

Another verification tool was developed as a collaboration between the Department of Information Technology at Uppsala University (UPP) in Sweden and the Department of Computer Science at Aalborg University (AAL) in Denmark. Larsen et al. first proposed the ideas for UPPAAL[20] in 1995 and further introduced it in [7]. UPPAAL[1] is a verification tool for modeling, simulating and verifying real-time systems. It is based on the theory of timed automata[16][4] and typical systems to gain advantage of UPPAAL are systems where timing aspects are critical that communicate through channels or shared variables. As other model checkers, UPPAAL have a modelling language, wherein the system is specified, and a query language that is used to specify the properties to check against the system. The query language is a subset of CTL (computational tree logic) that work for real-time systems[12] [20]. The model checking is done by checking the state-space by making a reachability analysis. The current version of UPPAAL is called UPPAAL2K and was first released in 1999[5].

VHDL: (VHSIC - Very High Speed Integrated Circuit) HDL Initially spon-

¹<https://www.cs.kent.ac.uk/projects/ofa/kroc/> access date: 3/4/18

sored by DoD as a hardware documentation standard in early 80s Transformed to IEEE and ratified it as IEEE standard 1176 in 19887 (Known as VHDL-87) Major modification in 93 (Known as VHDL-93) Continuously revised It is based on the Ada programming language.

Verilog: Introduced by Gateway Design Automation in 1985. Cadence Design Systems got the rights to Verilog-XL, the HDL simulator that would become the de-facto standard og Verilog simulator. Due to a request from the U.S Department of Defence, the development of VHDL came to be.

However, VHDL and Verilog share many of the same limitations: neither is suitable for analog or mixed-signal circuit simulation; neither possesses language constructs to describe recursively-generated logic structures. Specialized HDLs (such as Confluence) were introduced with the explicit goal of fixing specific limitations of Verilog and VHDL, though none were ever intended to replace them. (From WIKI) (From WIKI): Essential to HDL design is the ability to simulate HDL programs. Simulation allows an HDL description of a design (called a model) to pass design verification, an important milestone that validates the design's intended function (specification) against the code implementation in the HDL description. It also permits architectural exploration. The engineer can experiment with design choices by writing multiple variations of a base design, then comparing their behavior in simulation. Thus, simulation is critical for successful HDL design.

Look at functional verification

Look at Property Specification Language also look at SVA (two property languages that are derived from LTL) (used for Hardware)

HDL include explicit notation for expressing concurrency as well as a notion of time. HDLs are used to write executable specifications for hardware. Because HDLs can be executed it gives the illusion of programming languages even though it is more of a specification language or modeling language. First HDLs in late 60's. C.Gordon Bell and Allan Newells text "Computer Structures" in 1971 - first to give a hdl with lasting effect.

(from <http://www.techdesignforums.com/practice/guides/formal-verification-guide/>) "Equivalence checking has been used for more than a decade to check that RTL and gate-level descriptions of a design represent the same design"

Take a look at Temporal logic model checking (As it is mentioned in the formal verification - evolution article) - Clarke et. al. CMU 1981 - Sifakis et. al. Grenoble 1982 and also look at Symbolic model checking McMillan 1991 SMV

WRIGHT[3][2] is an architecture description language which was developed at Carnegie Mellon University. They can auto generate CSP_M code from WRIGHT and from there they can confirm certain properties by using FDR. <http://www.cs.cmu.edu/~able/wright/>

It would be worth to read more about this! They have done a bit of the same that I am to do in my thesis with auto generating CSP_M

Chapter 3

Theory

This is where the theory go. fx. SME and the correlation between that and CSP. CSPm was devised by Bryan Scattergood as a machine-readable dialect of CSP - se the paper *The Semantics and Implementation of Machine-Readable CSP*

” FDR2 is often described as a model checker, but is technically a refinement checker, in that it converts two CSP process expressions into Labelled Transition Systems (LTSs), and then determines whether one of the processes is a refinement of the other within some specified semantic model (traces, failures, or failures/divergence)” (from Wikipedia - se paper *Model-checking CSP - af Roscoe*)

3.1 Hoare’s logic

Chapter 4

Method

This is the method section that describes what I did, how and why.

Chapter 5

Results and tests (Experiment?)

Does it work? why, why not

Chapter 6

Discussion

Chapter 7

Conclusion

7.1 Future work

Bibliography

- [1] UPPAAL.
- [2] R. Allen and D. Garlan. A formal basis for architectural connection. *ACM Transactions on Software Engineering and Methodology*, 6(3):213–249, 1997.
- [3] R. J. Allen. *A Formal Approach to Software Architecture*. PhD thesis, 1997.
- [4] R. Alur and D. Dill. Automata for modeling real-time systems. In *Automata, Languages and Programming*, pages 322–335, 1990.
- [5] T. Amnell, G. Behrmann, J. Bengtsson, P. R. D’argenio, A. David, A. Fehnker, T. Hune, B. Jeannet, K. G. Larsen, M. O. Möller, and Others. Uppaal-now, next, and future. *Modeling and verification of parallel processes*, 41:99–124, 2001.
- [6] M. M. Ben-ari. A Primer on Model Checking. 1(1):40–47, 2010.
- [7] J. Bengtsson, K. G. Larsen, F. Larsson, P. Pettersson, and W. Yi. UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems. *Proceedings of the 4th DIMACS Workshop on Verification and Control of Hybrid Systems*, (1066):232–243, 1995.
- [8] S. D. Brookes, C. Hoare, and A. W. Roscoe. A Theory of Communicating Sequential Processes. *Journal of the ACM*, 31(3):560–599, 1984.
- [9] E. Clarke and A. Emerson. Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic, 1981.
- [10] R. W. Floyd. Assigning Meanings to Programs. pages 19–32, 1967.
- [11] Heinrich-Heine-University. ProB, 2017.
- [12] T. A. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine. Symbolic model checking for real-time systems. *Information and Computation*, pages 193–244, 1994.
- [13] C. A. R. Hoare. An axiomatic basis for computer programming, 1969.
- [14] G. J. Holzmann. *Design and Validation of Computer Protocols*. Prentice Hall, 1991.
- [15] G. J. Holzmann. The Model Checker SPIN. 23(5):279–295, 1997.

- [16] J. E. Hopcroft, R. Motwani, and J. D. Ullman. *Introduction to Automata Theory, Formal Languages and Computation*. Addison-Wesley, 2001.
- [17] Y. Isobe and M. Roggenbach. A generic theorem prover of CSP refinement. *Tools and Algorithms for the Construction and Analysis of Systems, Proceedings*, 3440:108–123, 2005.
- [18] B. Labs. SPIN.
- [19] L. Lamport. The 'Hoare logic' of concurrent programs. *Acta Informatica*, 14(1):21–37, 1980.
- [20] K. G. Larsen, P. Pettersson, and W. Yi. Model-checking for real-time systems. In H. Reichel, editor, *Fundamentals of Computation Theory*, pages 62–88, Berlin, Heidelberg, 1995. Springer Berlin Heidelberg.
- [21] F. S. E. Ltd. Process Behaviour Explorer - ProBE User Manual.
- [22] A. N. Parashkevov and J. Yantchev. ARC—a tool for efficient refinement and equivalence checking for CSP. *Algorithms and Architectures for Parallel Processing, 1996. ICAPP 96. 1996 IEEE Second International Conference on*, (July):68–75, 1996.
- [23] A. Pnueli. The temporal logic of programs. *18th Annual Symposium on Foundations of Computer Science (sfcs 1977)*, pages 46–57, 1977.
- [24] J. P. Queille and J. Sifakis. Specification and verification of concurrent systems in CESAR. In M. Dezani-Ciancaglini and U. Montanari, editors, *International Symposium on Programming*, pages 337–351, Berlin, Heidelberg, 1982. Springer Berlin Heidelberg.
- [25] A. W. Roscoe. *The Theory and Practice of Concurrency*. Prentice Hall PTR, Upper Saddle River, NJ, USA, 1997.
- [26] B. Scattergood. *The semantics and implementation of machine-readable CSP*. PhD thesis, 1998.
- [27] J. Sun, Y. Liu, J. S. Dong, and J. Pang. PAT: Towards flexible verification under fairness. pages 709–714, 2009.
- [28] A. B. A. W. R. Thomas Gibson-Robinson, Philip Armstrong. FDR3 — A Modern Refinement Checker for CSP. In E. Ábrahám and K. Havelund, editors, *Tools and Algorithms for the Construction and Analysis of Systems*, volume 8413 of *Lecture Notes in Computer Science*, pages 187–201, 2014.
- [29] M. Y. Vardi and P. Wolper. An automata-theoretic approach to automatic program verification, 1986.
- [30] M. Y. Vardi and P. Wolper. Reasoning about Infinite Computations, 1994.

7.2 Appendix