



Master's thesis defence

Towards Automatic Program Specification From SME Models

Alberte Thegler

Niels Bohr Institute, University of Copenhagen, Denmark



Overview

- Introduction
- 2 Refinement Assertions
- 3 Dummy Values
- 4 Linedetector Example
- **6** Runtime results
- 6 Future work





Motivation

SME was created to bridge the gap between traditional developers and hardware development.



Motivation

SME was created to bridge the gap between traditional developers and hardware development.

Traditional software developers are not trained in same level of testing as hardware developers.



Motivation

SME was created to bridge the gap between traditional developers and hardware development.

Traditional software developers are not trained in same level of testing as hardware developers.

The rising need for automatic testing.



Therac-25 (1980's): Unfortunate key combination and counter overflow caused hardware not to set up properly.



Therac-25 (1980's): Unfortunate key combination and counter overflow caused hardware not to set up properly.

The Patriot Missile Failure (1991): Converting a integer to a real number within a 24 bit register.



Therac-25 (1980's): Unfortunate key combination and counter overflow caused hardware not to set up properly.

The Patriot Missile Failure (1991): Converting a integer to a real number within a 24 bit register.

Ariane-5 (1996): Converting a 64-bit floating point to signed 16-bit integer.



Therac-25 (1980's): Unfortunate key combination and counter overflow caused hardware not to set up properly.

The Patriot Missile Failure (1991): Converting a integer to a real number within a 24 bit register.

Ariane-5 (1996): Converting a 64-bit floating point to signed 16-bit integer.

This is still a problem today.



Why should we verify hardware?


Because, as these examples have shown, the consequences of not verifying can be devastating.

Loss of milions of money.

Loss of human life.



A transpiler (Source-to-source compiler) which transpiles SMEIL to CSP_M in order to verify SME models with FDR4.



Original TAPS

- Formally verify the communication on CSP_M channels
- One clock cycle verification



Original TAPS

- Formally verify the communication on CSP_M channels
- One clock cycle verification

Clocked TAPS

- Several clock cycles verification
- simulating a global synchronous clock
- Buffer structure



Original TAPS

- Formally verify the communication on CSP_M channels
- One clock cycle verification

Clocked TAPS

- Several clock cycles verification
- simulating a global synchronous clock
- Buffer structure

TAPS removes the need to manually write tests for the hardware model.



Original TAPS

- Formally verify the communication on CSP_M channels
- One clock cycle verification

Clocked TAPS

- Several clock cycles verification
- simulating a global synchronous clock
- Buffer structure

TAPS removes the need to manually write tests for the hardware model.

TAPS also provides better coverage than the standard tests.



Refinement Assertions

Refinement assertion

```
The traces model: traces(STOP) = \{\langle \rangle \} traces(SKIP) = traces(\checkmark \rightarrow STOP) = \{\langle \rangle, \langle \checkmark \rangle \} \{\langle \rangle \} \subseteq \{\langle \rangle, \langle \checkmark \rangle \}
```



Refinement assertion

```
The traces model: traces(STOP) = \{\langle \rangle \} traces(SKIP) = traces(\checkmark \rightarrow STOP) = \{\langle \rangle, \langle \checkmark \rangle \} \{\langle \rangle \} \subseteq \{\langle \rangle, \langle \checkmark \rangle \}
```

The failures-divergences model: We expect our processes to diverge



Refinement assertion

```
The traces model: traces(STOP) = \{\langle \rangle \} traces(SKIP) = traces(\checkmark \rightarrow STOP) = \{\langle \rangle, \langle \checkmark \rangle \} \{\langle \rangle \} \subseteq \{\langle \rangle, \langle \checkmark \rangle \}
```

The failures-divergences model: We expect our processes to diverge

```
The failures model: failures(STOP) = (\langle \rangle, \emptyset) failures(SKIP) = failures(\checkmark \rightarrow STOP) = (\langle \checkmark \rangle, \{\checkmark \}) failure(STOP) \nsubseteq failures(SKIP)
```






Dummy value

```
CSP<sub>M</sub> code:
    channel sync
    channel read, : {0..15}.Bool
3
4
    Id(i, input_channel) =
5
        (sync ->
         input channel ? x.dummy ->
6
7
         svnc ->
            if (dummy == false) -- initial value
8
                 then (
9
                     i <= 15 & -- upper limit
10
                          read ! i.true -> Id(i, input channel))
11
                 else (
                     x \le 15 \& -- upper limit
13
                          read ! x.true -> Id(i, input_channel))
14
15
        [] SKIP
16
17
18
    read monitor(c) =
19
        (c ? x.dummy ->
20
        (0 <= x and x <= 10) & -- observed values + initial value
21
            read monitor(c)
22
        ) [] SKIP
23
```



Linedetector Example

Linedetector in SMEIL





Linedetector in CSP_M




Figure. The linedetector structure with buffer.



Linedetector process code

```
CSP<sub>M</sub> code:
   Pixel0 =
        (sync ->
3
        counter ? x ->
        svnc ->
        if (x == 0)
             then sink r 0 ! 0 -> Pixel0
7
             else Pixel0
        ) [] SKIP
9
   Pixel1 =
10
       (sync ->
11
        counter ? x ->
12
13
        sync ->
         if (x == 0) -- Should be 1 to succeed
14
             then sink r 1 ! 1 -> Pixel1
             else Pixell
16
        ) [] SKIP
17
18
19
```



Linedetector buffer code

```
CSPM code:
    Read = sync -> ((Read mul(false, 0) [] sync -> Read) [] SKIP)
3
    Read mul(false, n) = sink r 0 ? x -> Read mul(true, x)
                       [] sink r 1 ? x -> Read mul(true, x)
4
                       [] sink r 2 ? x -> Read mul(true, x)
5
                       [] sink_r_3 ? x -> Read_mul(true, x)
6
                       [] sink r 4 ? x -> Read mul(true, x)
7
8
    Read mul(true, x) = sink r 0 ? y -> STOP
                      [] sink r 1 ? v -> STOP
10
                      [] sink_r_2 ? y \rightarrow STOP
11
                      [] sink_r_3 ? y -> STOP
12
                      [] sink_r_4 ? y -> STOP
13
                      [] Write(x)
14
15
   Writes(x) = sink w ! x \rightarrow (Writes(x) [] Read)
16
   Write(x) = sync -> (Writes(x) [] Read) [] SKIP
17
```



Linedetector verification

Video








Figure. Digital clock with six seven segment displays, displaying 12:34:56.





Figure. Digital clock with six seven segment displays, displaying 12:34:56.

Seconds since midnight are calculated into hours, minutes and seconds respectively.





Figure. Digital clock with six seven segment displays, displaying 12:34:56.

Seconds since midnight are calculated into hours, minutes and seconds respectively.

One seven segment display can only display the numbers 0-9.

4 bits can represent 0-15, which is more than needed.





Figure. Digital clock with six seven segment displays, displaying 12:34:56.

Seconds since midnight are calculated into hours, minutes and seconds respectively.

One seven segment display can only display the numbers 0-9.

4 bits can represent 0-15, which is more than needed.

We can verify that the values communicated does not exceed the expected values.



Original Seven Segment Display Example Runtime



Clocked Seven Segment Display Example Runtime






Figure. Clocked seven segment display




Clocked Seven Segment Display Example Runtime








Clocked Seven Segment Display Example Runtime







Unclocked vs. clocked



Original Seven Segment Display Example benchmark



Clocked Seven Segment Display Example benchmark



Unclocked vs. clocked



How can we use this?

(Update when I have all data) Original vs. clocked - big difference



How can we use this?

(Update when I have all data) Original vs. clocked - big difference

The original version does not seem to be feasible to use, but the clocked version show great promise.



How can we use this?

(Update when I have all data) Original vs. clocked - big difference

The original version does not seem to be feasible to use, but the clocked version show great promise.

More experimentation is needed





Future work

Advanced assertions



Future work

Advanced assertions

Extend for co-simulation



Future work

Advanced assertions

Extend for co-simulation

Compositioning with CSP processes might reduce verification time



Thank you!

