


8	7	6	5	4	3	<SCH DWG NO> REV NO	1	2	1	
				↓		SHFT	REVISION	DESCRIPTION	DATE	APPROVED
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.										



APPROVALS	DATE	PROJECT	Altium	•
ENG: •				
DSN: •				
CHK: •				
REFERENCE DOCUMENTS				
BOM:	<BOM DOC NO>			
ASSY DWG:	<ASSY DWG NO>			
FAB DWG:	<FAB DWG NO>			
PCB DWG:	<PCB DWG NO>			
SIZE	CAGE CODE	DWG NO		REV
B	?????	<SCH DWG NO>		
SCALE:	FILENAME	Top.SchDoc	SHEET 1 OF 9	

F

E

D

C

B

A

6


6

1

C

B
A S


A



APPROVALS	DATE	PROJECT	Altium TM		
ENG: .		PROJECT REVISION	DOCUMENT REVISION		
DSN: .		7fc4b7a9	5cc23bc5 [Locally Modified]		
CHK: .		TITLE			
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>		SIZE	CAGE CODE	DWG NO.	REV
ASSY DWG: <ASSY DWG NO>		B	?????	<SCH DWG NO>	
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>		SCALE:	FILENAME		SHEET 2 OF 9
			Downstream_Port.SchDoc		

2

10



APPROVALS	DATE	PROJECT	Altium™		
ENG: .		PROJECT REVISION:	DOCUMENT REVISION: 7fc4b7a9 [Locally Modified]		
DSN: .		ITEM:	5cc23b6c5		
CHK: .		TITLE:	USBC Port Controller		
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>	SIZE	CAGE CODE	DWG NO.	REV	
ASSY DWG: <ASSY DWG NO>	B	?????	<SCH DWG NO>		
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>	SCALE:	FILENAME	Port_Controller.SchDoc	SHEET 3	OF 9

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV	4 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: 7046749 DOCUMENT REVISION: a2d2cb4a DESIGN ITEM: .		
DSN: .			TITLE: Port Power		
CHK: .			REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>			SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>			B	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>			REV		
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	SHEET 4 OF 9
				Port_Power.SchDoc	

8
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

7

6

5

4

3

<SCH DWG NO>

REV

5

SHEET

2

1

REVISION	DESCRIPTION	DATE	APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS		DATE	PROJECT	Altium		
ENG:	.					
DSN:	.					
CHK:	.					
REFERENCE DOCUMENTS						
BOM:	<BOM DOC NO>					
ASSY DWG:	<ASSY DWG NO>					
FAB DWG:	<FAB DWG NO>					
PCB DWG:	<PCB DWG NO>					
SIZE	CAGE CODE	DWG NO				
B	?????	<SCH DWG NO>				
SCALE:	FILENAME	Upstream_Port.SchDoc	SHEET	5	OF	9

8

7

6

5

4

3

2

1

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	6	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

C39
0.1uF

F


E

D

C

B


A



APPROVALS	DATE	PROJECT	Altium		
ENG: .			.		
DSN: .			.		
CHK: .			.		
PROJECT REVISION: 7164b749 DOCUMENT REVISION: adcbab5b DESIGN ITEM: .					
TITLE: Board Power					
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>	SIZE	CAGE CODE	DWG NO.	REV	
ASSY DWG: <ASSY DWG NO>	B	?????	<SCH DWG NO>		
FAB DWG: <FAB DWG NO>	SCALE:	FILENAME	Board_Power.SchDoc	SHEET	6 OF 9
PCB DWG: <PCB DWG NO>					



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	7	2	1	
						PROJECT	REVISION	DESCRIPTION	DATE	APPROVED
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.										



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: 7046749 DOCUMENT REVISION: 5cc23bc5		
DSN: .			DESIGN ITEM: .		
CHK: .			TITLE: USB Hub		
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>	SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV: .	
ASSY DWG: <ASSY DWG NO>					
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>	SCALE: 1	FILENAME: USB_Hub.SchDoc	SHEET 7 OF 9		

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.



8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV 9 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium		
ENG: .		PROJECT REVISION:	7fc4b7a9	DOCUMENT REVISION:	5cc23bc5
DSN: .		TITLE:	MCU		
CHK: .		BOM:	<BOM DOC NO>		
REFERENCE DOCUMENTS			SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>			B	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>			REV		
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	MCU.SchDoc
			SHEET	9	OF 9

