







8	7	6	5	4	3	2	1		
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.		<SCH DWG NO> REV		1					
				SHEET		REVISION	DESCRIPTION	DATE	APPROVED
F									F



## System Architecture



APPROVALS	DATE	PROJECT	Altium	.
ENG: .				.
DSN: .				.
CHK: .				.
PROJECT REVISION: 3231C500 DOCUMENT REVISION: 3231d5cd [Locally Modified]				
TITLE: USBC Hub				
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>				
FAB DWG: <FAB DWG NO>				
PCB DWG: <PCB DWG NO>				
SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV:	
SCALE: 1	FILENAME: Top.SchDoc	SHEET: 1	OF: 7	

8

7

6

5

4

3

2

1

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>		REV	2	1
REVISION	DESCRIPTION	DATE	APPROVED	

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium	.
ENG:	.			
DSN:	.			
CHK:	.			
REFERENCE DOCUMENTS		PROJECT REVISION	3231C500	DOCUMENT REVISION ac4de4246
BOM:	<BOM DOC NO>	TITLE	Downstream Port	
ASSY DWG:	<ASSY DWG NO>	SIZE	CAGE CODE	DWG NO
FAB DWG:	<FAB DWG NO>	B	?????	<SCH DWG NO>
PCB DWG:	<PCB DWG NO>	REV		
SCALE:	FILENAME	Downstream_Port.SchDoc	SHEET	2 OF 7

8

7

6

5

4


3

2

1

2

104



8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV	4 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium	.
ENG: .				
DSN: .				
CHK: .				
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>		SIZE	CAGE CODE	DWG NO.
FAB DWG: <FAB DWG NO>		B	?????	<SCH DWG NO>
PCB DWG: <PCB DWG NO>		SCALE:	FILENAME	SHEET 4 OF 7
			Port_Power.SchDoc	

8  
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

7

6

5

4

3

2

1

<SCH DWG NO>		5	REV	1
REVISION	DESCRIPTION	DATE	APPROVED	

F

E

D

C

B

A

F


E

D

C

B

A




APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: 3231C500 DOCUMENT REVISION: ac4de246		
DSN: .			DESIGN ITEM: <CON DWG NO>		
CHK: .			TITLE: Upstream Port		
REFERENCE DOCUMENTS			SIZE	CAGE CODE	DWG NO.
BOM: <BOM DOC NO>			B	?????	<SCH DWG NO>
ASSY DWG: <ASSY DWG NO>			REV		
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	Upstream_Port.SchDoc
				2	5 OF 7

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	6	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

C39  
1.1uF

E

D

CONTRACT  
DRAWING  
SHEET  
9  
A

APPROVALS	DATE	PROJECT	Altium
ENG: .			
DSN: .		PROJECT REVISION:	3231C500
CHK: .		DOCUMENT REVISION:	3231d5cd [Locally Modified]
TITLE: IC Power			
REFERENCE DOCUMENTS			
BOM: <BOM DOC NO>		SIZE	CAGE CODE
ASSY DWG: <ASSY DWG NO>			DWG NO.
FAB DWG: <FAB DWG NO>	B	?????	<SCH DWG NO>
PCB DWG: <PCB DWG NO>		REV	
SCALE:	FILENAME	IC_Power.SchDoc	SHEET 6 OF 7

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

F

F

E

E

D

D

C


C

B

B

1

1



APPROVALS	DATE	PROJECT	<b>Altium</b> <sup>™</sup>	
ENG: .		PROJECT REVISION:	3231c5e3	DOCUMENT REVISION: Unknown
DSN: .		ITEM:	Revision	
CHK: .		TITLE:	USB Hub	
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>				
FAB DWG: <FAB DWG NO>				
PCB DWG: <PCB DWG NO>				
SCALE: 1:1		FILENAME: USB_Hub.SchDoc	SHEET 7	OF 7

