


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV. 1


REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium	
ENG: +		PROJECT REVISION: 920015H	DOCUMENT REVISION: d529837	DESIGN ITEM:
DSN: +		TITLE		
CHK: +		USBC Hub		
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>				
FAB DWG: <FAB DWG NO>				
PCB DWG: <PCB DWG NO>				
SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV:	
SCALE:	FILENAME: Top.SchDoc	SHEET: 1	OF: 9	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


<SCH DWG NO> DWG NO		2	1	
REVISION		DESCRIPTION		DATE
				APPROVED




APPROVALS		DATE		PROJECT		Altium TM			
ENG:	-								
DSN:	-								
CHK:	-								
REFERENCE DOCUMENTS				TITLE					
BOM: <BOM DOC NO>				Downstream Port					
ASSY DWG: <ASSY DWG NO>				SIZE		CAGE CODE		DWG NO.	
FAB DWG: <FAB DWG NO>				B		?????		<SCH DWG NO>	
PCB DWG: <PCB DWG NO>				SCALE:		FILENAME		Downstream Port.SchDoc	
								SHEET 2 OF 9	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED




<SCH	DWG NO>	4	2	1	
	DWG. NO.	REV	BHT		
		REVISION	DESCRIPTION	DATE	APPROVED



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV 5


REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium	
ENG: +		PROJECT REVISION: 9200154	DOCUMENT REVISION: c35ed01	DESIGN ITEM:
DSN: +		TITLE		
CHK: +		Upstream Port		
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>				
FAB DWG: <FAB DWG NO>				
PCB DWG: <PCB DWG NO>				
SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV:	
SCALE:	FILENAME: Upstream_Port.SchDoc	SHEET: 5	OF: 9	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


<SCH DWG NO> DWG NO		6	2	1
REV		REV	REVISION	DATE
			DESCRIPTION	APPROVED



5V Buck



1.1V Buck




3.3V Buck

APPROVALS		DATE	PROJECT		Altium	
ENG:	-		PROJECT REVISION:	92001571	DOCUMENT REVISION:	92001571 [Locally Modified]
DSN:	-		TITLE			
CHK:	-		Board Power			
REFERENCE DOCUMENTS			BOM: <BOM DOC NO>			
ASSY DWG:	<ASSY DWG NO>		SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:	<FAB DWG NO>		B	?????	<SCH DWG NO>	
PCB DWG:	<PCB DWG NO>		SCALE:	FILENAME	Board_Power.SchDoc	SHEET 6 OF 9

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV. 8

REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium	
ENG: *		PROJECT REVISION: 920015H	DOCUMENT REVISION: d529837	DESIGN ITEM:
DSN: *		TITLE		
CHK: *		DisplayPort Mux		
REFERENCE DOCUMENTS		BOM: <BOM DOC NO>		
ASSY DWG: <ASSY DWG NO>		SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>
FAB DWG: <FAB DWG NO>		SCALE:	FILENAME: DisplayPort_Mux.SchDoc	SHEET 8 OF 9
PCB DWG: <PCB DWG NO>				

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV. 1

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium	
ENG: +		PROJECT REVISION: 920015H	DOCUMENT REVISION: 8916a3ae	DESIGN ITEM:
DSN: +		TITLE: MCU		
CHK: +				
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>				
FAB DWG: <FAB DWG NO>				
PCB DWG: <PCB DWG NO>				
SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV:	
SCALE:	FILENAME: MCU.SchDoc	SHEET: 9	OF 9	

