


8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV 1 SHEET	2	1	
							REVISION	DESCRIPTION	DATE APPROVED

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS		DATE	PROJECT	Altium		
ENG:	.			PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:
DSN:	.			B	?????	a7eea8f [Locally Modified]
CHK:	.			TITLE: USBC Hub		
REFERENCE DOCUMENTS						
BOM:	<BOM DOC NO>		SIZE	CAGE CODE	DWG NO.	REV
ASSY DWG:	<ASSY DWG NO>		B	?????	<SCH DWG NO>	
FAB DWG:	<FAB DWG NO>		PCB DWG:	<PCB DWG NO>		SCALE: FILENAME Top.SchDoc SHEET 1 OF 9
PCB DWG:	<PCB DWG NO>			2		1

8
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

7

6

5

4

3

2

1

<SCH DWG NO>		REV	2	1
REVISION	DESCRIPTION	DATE	APPROVED	

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium		
ENG:			PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:
DSN:					a7eeabf
CHK:			TITLE		
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>					
ASSY DWG: <ASSY DWG NO>					
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>					
SIZE	CAGE CODE	DWG NO	REV		
B ?????			<SCH DWG NO>		
SCALE:	FILENAME	Downstream_Port.SchDoc	SHEET	2	OF 9

8

7

6

5

4


3

2

1

2

10



APPROVALS	DATE	PROJECT	Altium™		
ENG: .		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM: a7ea7b1	
DSN: .					
CHK: .					
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>		SIZE	CAGE CODE	DWG NO.	REV
ASSY DWG: <ASSY DWG NO>		B	?????	<SCH DWG NO>	
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>		SCALE:	FILENAME	Port_Controller.SchDoc	SHEET 3 OF 9

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV	4 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: B ???? DOCUMENT REVISION: a2d2cb4a DESIGN ITEM: Port Power		
DSN: .					
CHK: .					
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>	SIZE	CAGE CODE	DWG NO.	REV	
ASSY DWG: <ASSY DWG NO>	B	?????	<SCH DWG NO>		
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>	SCALE:	FILENAME	Port_Power.SchDoc	SHEET 4 OF 9	

8
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

7

6

5

4

3

<SCH DWG NO>

REV

5

SHEET

2


1

REVISION

DESCRIPTION

DATE

APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: .					
DSN: .					
CHK: .					
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>	SIZE		CAGE CODE	DWG NO	REV
ASSY DWG: <ASSY DWG NO>	B		?????	<SCH DWG NO>	
FAB DWG: <FAB DWG NO>	PCB DWG:		<PCB DWG NO>	FILENAME	Upstream_Port.SchDoc
PCB DWG: <PCB DWG NO>	SCALE:		FILE NAME	Upstream_Port.SchDoc	5 OF 9
	3		2	1	

8	7	6	5	4	3	<SCH DWG NO> dwg no.	6	REVISION REV	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.										

C39
0.1uF

F


E

D

C

B

A



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: B ???? DOCUMENT REVISION: adcbab5b DESIGN ITEM: Board Power		
DSN: .					
CHK: .					
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>	ASSY DWG: <ASSY DWG NO>			SIZE: CAGE CODE: B ???? DWG NO: <SCH DWG NO>	REV:
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>				SCALE: FILENAME: Board_Power.SchDoc	SHEET 6 OF 9

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	7	2	1
						Project		REVISION	
						DESCRIPTION		DATE	APPROVED

F

E

D

C

B

A

F

E


D

C

B

A

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:
DSN: .			BOM: <BOM DOC NO>		
CHK: .			REFERENCE DOCUMENTS		
			ASSY DWG: <ASSY DWG NO>		
			FAB DWG: <FAB DWG NO>		
			PCB DWG: <PCB DWG NO>		
			SCALE: FILENAME: USB_Hub.SchDoc	SHEET 7 OF 9	REV: .

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV 8 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE APPROVED

F

F

E

E

D

D

C


C

B

B

A


A



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM: 36c1ddce [Locally Modified]		
DSN: .			TITLE: DisplayPort Mux		
CHK: .			BOM: <BOM DOC NO>	SIZE: CAGE CODE: DWG NO: REV: B ?????? <SCH DWG NO>	
REFERENCE DOCUMENTS			ASSY DWG: <ASSY DWG NO>		
			FAB DWG: <FAB DWG NO>		
			PCB DWG: <PCB DWG NO>	SCALE: FILENAME: DisplayPort_Mux.SchDoc	SHEET 8 OF 9

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV 9 SHEET	2	1	
							REVISION	DESCRIPTION	DATE APPROVED

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: DOCUMENT REVISION: DESIGN ITEM: /fc4bfa9 Locally Modified		
DSN: .			TITLE: MCU		
CHK: .			BOM:	<BOM DOC NO>	
REFERENCE DOCUMENTS			ASSY DWG:	<ASSY DWG NO>	
BOM:			FAB DWG:	<FAB DWG NO>	
ASSY DWG:			PCB DWG:	<PCB DWG NO>	
BOM:			SCALE:	FILE NAME: MCU.SchDoc	SHEET 9 OF 9
ASSY DWG:			SIZE: B	CAGE CODE: ??????	DWG NO: <SCH DWG NO>
FAB DWG:			REV: ?		
PCB DWG:			SCALE: 1		

