


8	7	6	5	4	3	<SCH DWG NO> REV NO	1	2	1		
				↓		REV	SHT	REVISION	DESCRIPTION	DATE	APPROVED
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.											




APPROVALS	DATE	PROJECT	Altium	•
ENG: •				
DSN: •				
CHK: •				
REFERENCE DOCUMENTS		PROJECT REVISION: 3905d703	DOCUMENT REVISION: 709b0c63	DESIGN ITEM: 1
BOM: <BOM DOC NO>		TITLE: USBC Hub		
ASSY DWG: <ASSY DWG NO>	SIZE	CAGE CODE	DWG NO:	REV
FAB DWG: <FAB DWG NO>	B	?????	<SCH DWG NO>	
PCB DWG: <PCB DWG NO>	SCALE:	FILENAME	Top.SchDoc	SHEET 1 OF 9

8 7 6 5 4 3 2 1


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>		REV	2	1
REVISION	DESCRIPTION	DATE	APPROVED	



APPROVALS	DATE	PROJECT	Altium	.
ENG:	.			.
DSN:	.			.
CHK:	.			.
PROJECT REVISION: 3905d703 DOCUMENT REVISION: 3905d703 DESIGN ITEM: 3905d703 [Locally Modified]				
TITLE: Downstream Port				
REFERENCE DOCUMENTS				
BOM:	<BOM DOC NO>	SIZE	CAGE CODE	DWG NO.
ASSY DWG:	<ASSY DWG NO>	B	?????	<SCH DWG NO>
FAB DWG:	<FAB DWG NO>	REV		
PCB DWG:	<PCB DWG NO>	SCALE:	FILENAME	Downstream_Port.SchDoc
			SHEET	2 OF 9

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.



8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV	4 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium
ENG: .			
DSN: .			
CHK: .			
PROJECT REVISION: 3905d7U3 DOCUMENT REVISION: 709b0c6 DESIGN ITEM: B ??????			
TITLE: Port Power			
REFERENCE DOCUMENTS			
BOM:	<BOM DOC NO>	SIZE	CAGE CODE
ASSY DWG:	<ASSY DWG NO>		DWG NO.
FAB DWG:	<FAB DWG NO>	B	REV
PCB DWG:	<PCB DWG NO>	?????	<SCH DWG NO>
SCALE:	FILENAME	Port_Power.SchDoc	SHEET 4 OF 9

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	5 Rev.	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

F

F

E

E

D

D

C


C

B

B

A





A



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: 3905d703 DOCUMENT REVISION: 3905d703 DESIGN ITEM: Locally Modified		
DSN: .			TITLE: Upstream Port		
CHK: .			BOM: <BOM DOC NO>	SIZE: B ???? CAGE CODE: ???? DWG NO: ???? REV: ???? <SCH DWG NO>	
REFERENCE DOCUMENTS			ASSY DWG: <ASSY DWG NO>	PCB DWG: <PCB DWG NO>	SCALE: FILENAME: Upstream_Port.SchDoc SHEET 5 OF 9
			FAB DWG: <FAB DWG NO>		
			PCB DWG: <PCB DWG NO>		

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>		6	7	8	9	10
REVISION	DESCRIPTION	DATE	APPROVED			



APPROVALS	DATE	PROJECT	Altium
ENG: .			
DSN: .			
CHK: .			
PROJECT REVISION: 3905d703 DOCUMENT REVISION: 709b0c6 DESIGN ITEM:			
TITLE: Board Power			
REFERENCE DOCUMENTS			
BOM: <BOM DOC NO>			
ASSY DWG: <ASSY DWG NO>			
FAB DWG: <FAB DWG NO>			
PCB DWG: <PCB DWG NO>			
SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV: .
SCALE: 1:1	FILENAME: Board_Power.SchDoc	SHEET: 6	OF: 9

8	7	6	5	4	3	<SCH DWG NO> REV B	2	1
					7	SHEET		
					REVISION	DESCRIPTION	DATE	APPROVED

F

E

D

C

B

A

F

E


D

C

B

A

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: 3905d703 DOCUMENT REVISION: 3905d703 DESIGN ITEM: 3905d703		
DSN: .					
CHK: .					
REFERENCE DOCUMENTS					
BOM:	<BOM DOC NO>				
ASSY DWG:	<ASSY DWG NO>				
FAB DWG:	<FAB DWG NO>				
PCB DWG:	<PCB DWG NO>				
SCALE:	CAGE CODE	SIZE	DWG NO:	REV	
FILE NAME: USB_Hub.SchDoc		SHEET 7	OF 9		

8	7	6	5	4	3	<SCH DWG NO> REV. B	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV 9 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium		
ENG: .		PROJECT REVISION:	3905d703	DOCUMENT REVISION:	3905d703
DSN: .		DESIGN ITEM:	MCU		
CHK: .		TITLE			
REFERENCE DOCUMENTS					
BOM:	<BOM DOC NO>				
ASSY DWG:	<ASSY DWG NO>				
FAB DWG:	<FAB DWG NO>				
PCB DWG:	<PCB DWG NO>				
SIZE	CAGE CODE	DWG NO.	REV		
B	?????	<SCH DWG NO>			
SCALE:	FILENAME	MCU.SchDoc	SHEET 9 OF 9		

