



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO> DWG NO. REV		1	2	1	
REVISION		DESCRIPTION		DATE	APPROVED


IC_Power
IC_Power.SchDoc




Upstream_Port
Upstream_Port.SchDoc




USB_Hub
USB_Hub.SchDoc




Downstream_Port
Downstream_Port.SchDoc



Downstream_Port
Downstream_Port.SchDoc



System Architecture





Modified From: <https://www.ti.com/lit/wp/slyy147/slyy147.pdf>


APPROVALS		DATE	PROJECT			
ENG:	•					
DSN:	•					
CHK:	•					
REFERENCE DOCUMENTS			PROJECT REVISION		DOCUMENT REVISION	
BOM:	<BOM DOC NO>		a81caa88		90c2f2ca	
ASSY DWG:	<ASSY DWG NO>		TITLE		DESIGN ITEM:	
FAB DWG:	<FAB DWG NO>		USBC Hub			
PCB DWG:	<PCB DWG NO>		SIZE	CAGE CODE	DWG NO.	REV
			B	?????	<SCH DWG NO>	
			SCALE:	FILENAME	Top.SchDoc	SHEET 1 OF 7

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO> DWG NO		2	1	
REVISION		DESCRIPTION		DATE
APPROVED		DATE		APPROVED




APPROVALS		DATE	PROJECT					
ENG:	-							
DSN:	-							
CHK:	-							
REFERENCE DOCUMENTS			TITLE					
BOM: <BOM DOC NO>			Downstream Port					
ASSY DWG: <ASSY DWG NO>								
FAB DWG: <FAB DWG NO>								
PCB DWG: <PCB DWG NO>								
SIZE		CAGE CODE		DWG NO.		REV		
B		?????		<SCH DWG NO>				
SCALE:		FILENAME		Downstream_Port.SchDoc		SHEET 2 OF 7		



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV. SH

REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium	
ENG: *		PROJECT REVISION: a81caa88	DOCUMENT REVISION: f5bad268	DESIGN ITEM: *
DSN: *		TITLE		
CHK: *		Port Power		
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>				
FAB DWG: <FAB DWG NO>				
PCB DWG: <PCB DWG NO>				
SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV	
SCALE:	FILENAME: Port_Power.SchDoc	SHEET: 4	OF: 7	


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV. 5

REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium	
ENG: +		PROJECT REVISION: a81caa88	DOCUMENT REVISION: f5bad268	DESIGN ITEM: +
DSN: +		TITLE		
CHK: +		Upstream Port		
REFERENCE DOCUMENTS		BOM: <BOM DOC NO>		
ASSY DWG: <ASSY DWG NO>	SIZE: B	CAGE CODE: <CAGE CODE>	DWG NO: <SCH DWG NO>	REV
FAB DWG: <FAB DWG NO>	SCALE: 1:1	FILENAME: Upstream_Port.SchDoc	SHEET: 5	OF: 7
PCB DWG: <PCB DWG NO>				



APPROVALS		DATE	PROJECT		<div>Altium</div>	
ENG:	+		PROJECT REVISION			
DSN:	+		DOCUMENT REVISION			
CHK:	+		DESIGN ITEM:			
REFERENCE DOCUMENTS			TITLE			
BOM:	<BOM DOC NO>		IC Power			
ASSY DWG:	<ASSY DWG NO>		SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:	<FAB DWG NO>		B	?????	<SCH DWG NO>	
PCB DWG:	<PCB DWG NO>		SCALE:	FILENAME	IC_Power.SchDoc	SHEET 6 OF 7

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium	
ENG: .		PROJECT REVISION: a81caa88	DOCUMENT REVISION: a81caa88 [Locally Modified]	
DSN: .		TITLE: USB Hub		
CHK: .		REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>		SIZE: B		
ASSY DWG: <ASSY DWG NO>		CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV
FAB DWG: <FAB DWG NO>		SCALE:	FILENAME: USB_Hub.SchDoc	SHEET 7 OF 7
PCB DWG: <PCB DWG NO>				

