REVISION	DESCRIPTION	DATE	APPROVED

IC_Power
IC_Power.SchDoc



Upstream_Port
Upstream_Port.SchDoc



USB_Hub
USB_Hub.SchDoc



Downstream_Port
Downstream_Port.SchDoc



Downstream_Port
Downstream_Port.SchDoc



System Architecture



Modified From: https://www.ti.com/lit/wp/slyy147/slyy147.pdf

APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM:	<BOM DOC NO>
ASSY DWG:	<ASSY DWG NO>
FAB DWG:	<FAB DWG NO>
PCB DWG:	<PCB DWG NO>

PROJECT: Altium

PROJECT REVISION: 90bc962a | DOCUMENT REVISION: f5bad2b8 | DESIGN ITEM:

TITLE: USBC Hub

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME: Top.SchDoc | SHEET 1 OF 7

<SCH DWG NO> | 1

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM:	<BOM DOC NO>
ASSY DWG:	<ASSY DWG NO>
FAB DWG:	<FAB DWG NO>
PCB DWG:	<PCB DWG NO>

PROJECT

PROJECT REVISION: 90bc962a | DOCUMENT REVISION: a81ca888 [Locally Modified] | DESIGN ITEM:

TITLE

Downstream Port

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME Downstream_Port.SchDoc | SHEET 2 OF 7

<SCH DWG NO> 2

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM:	<BOM DOC NO>
ASSY DWG:	<ASSY DWG NO>
FAB DWG:	<FAB DWG NO>
PCB DWG:	<PCB DWG NO>

PROJECT: Altium

PROJECT REVISION: 90bc962a | DOCUMENT REVISION: a81ca889 [Locally Modified] | DESIGN ITEM: *

TITLE: USBC Port Controller

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME: Port_Controller.SchDoc | SHEET 3 OF 7

<SCH DWG NO> DWG. NO. | 3 REV | SHT.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM: <BOM DOC NO>

ASSY DWG: <ASSY DWG NO>

FAB DWG: <FAB DWG NO>

PCB DWG: <PCB DWG NO>

PROJECT

Altium

PROJECT REVISION: 90bc962a [DOCUMENT REVISION: a81ca888 [Locally Modified]] [DESIGN ITEM:

TITLE

Port Power

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME Port_Power.SchDoc | SHEET 4 OF 7

<SCH DWG NO> DWG. NO. | 4 REV | SHT.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS	
BOM:	<BOM DOC NO>
ASSY DWG:	<ASSY DWG NO>
FAB DWG:	<FAB DWG NO>
PCB DWG:	<PCB DWG NO>

PROJECT

PROJECT REVISION: 90bc962a | DOCUMENT REVISION: a81ca888 [Locally Modified] | DESIGN ITEM:

TITLE

Upstream Port

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME Upstream_Port.SchDoc | SHEET 5 OF 7

<SCH DWG NO> REV 5

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM:	<BOM DOC NO>
ASSY DWG:	<ASSY DWG NO>
FAB DWG:	<FAB DWG NO>
PCB DWG:	<PCB DWG NO>

PROJECT

Altium

PROJECT REVISION: 90bc962a | DOCUMENT REVISION: a81ca888 [Locally Modified] | DESIGN ITEM:

TITLE

IC Power

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME IC_Power.SchDoc | SHEET 6 OF 7

<SCH DWG NO> 6

REVISION	DESCRIPTION	DATE	APPROVED





APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM: <BOM DOC NO>	
ASSY DWG: <ASSY DWG NO>	
FAB DWG: <FAB DWG NO>	
PCB DWG: <PCB DWG NO>	

PROJECT: Altium

PROJECT REVISION: 90bc962a | DOCUMENT REVISION: 90bc962a [Locally Modified]

TITLE: USB Hub

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME: USB_Hub.SchDoc | SHEET 7 OF 7

<SCH DWG NO> 7