



<SCH	DWG NO>	1	2	1
	DWG. NO.	REV / BHT		
	REVISION	DESCRIPTION	DATE	APPROVED




THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


<SCH DWG NO> DWG NO		2	1	
REVISION		2	DESCRIPTION	DATE
				APPROVED



APPROVALS		DATE		PROJECT		Altium	
ENG:	•			PROJECT REVISION:	1b8140b4	DOCUMENT REVISION:	830a91a8 [Locally Modified]
DSN:	•			TITLE			
CHK:	•			Downstream Port			
REFERENCE DOCUMENTS				BOM: <BOM DOC NO>			
ASSY DWG: <ASSY DWG NO>				SIZE	CAGE CODE	DWG NO.	REV
FAB DWG: <FAB DWG NO>				B	?????	<SCH DWG NO>	
PCB DWG: <PCB DWG NO>				SCALE:	FILENAME	Downstream_Port.SchDoc	SHEET 2 OF 9







APPROVALS		DATE	PROJECT			
ENG: +			PROJECT REVISION: 1b814dbd			
DSN: +			DOCUMENT REVISION: a2d2c33a			
CHK: +			DESIGN ITEM:			
REFERENCE DOCUMENTS			TITLE			
BOM: <BOM DOC NO>			Port Power			
ASSY DWG: <ASSY DWG NO>			SIZE	CAGE CODE	DWG NO.	REV
FAB DWG: <FAB DWG NO>			B	?????	<SCH DWG NO>	
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	Port_Power.SchDoc	SHEET 4 OF 9


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO> DWG NO. REV		5	2	1
REVISION		DESCRIPTION	DATE	APPROVED




APPROVALS		DATE	PROJECT		Altium TM	
ENG:	+		PROJECT REVISION:		DOCUMENT REVISION:	
DSN:	+		1b814d6d		830ad1a8 [Locally Modified]	
CHK:	+		TITLE		REFERENCE ITEM	
REFERENCE DOCUMENTS			Upstream Port			
BOM:						
<BOM DOC NO>						
ASSY DWG:						
<ASSY DWG NO>						
FAB DWG:			SIZE	CAGE CODE	DWG NO.	REV
<FAB DWG NO>			B	?????	<SCH DWG NO>	
PCB DWG:			SCALE:	FILENAME	Upstream Port.SchDoc	
<PCB DWG NO>					SHEET	5 OF 9



APPROVALS		DATE	PROJECT			
ENG:			PROJECT REVISION:			
DSN:			DOCUMENT REVISION:			
CHK:			DESIGN ITEM:			
REFERENCE DOCUMENTS			TITLE			
BOM: <BOM DOC NO>			Board Power			
ASSY DWG: <ASSY DWG NO>			SIZE	CAGE CODE	DWG NO.	REV
FAB DWG: <FAB DWG NO>			B	?????	<SCH DWG NO>	
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	Board_Power.SchDoc	SHEET 6 OF 9


<SCH DWG NO>		7		2		1	
DWG NO		REV		SHT			
		REVISION	DESCRIPTION			DATE	APPROVED




THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV. 8

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium	
ENG: *		PROJECT REVISION: 1b8140b4	DOCUMENT REVISION: 36c16b6e	DESIGN ITEM:
DSN: *		TITLE		
CHK: *		DisplayPort Mux		
REFERENCE DOCUMENTS		BOM: <BOM DOC NO>		
ASSY DWG: <ASSY DWG NO>		SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>
FAB DWG: <FAB DWG NO>		SCALE:	FILENAME: DisplayPort_Mux.SchDoc	SHEET 8 OF 9
PCB DWG: <PCB DWG NO>				



APPROVALS		DATE	PROJECT		<div>Altium</div>	
ENG: *			PROJECT REVISION: 1b814d0d			
DSN: *			DOCUMENT REVISION: 1b814d0d [Locally Modified]			
CHK: *			DESIGN ITEM			
REFERENCE DOCUMENTS			TITLE			
BOM: <BOM DOC NO>			MCU			
ASSY DWG: <ASSY DWG NO>			SIZE	CAGE CODE	DWG NO.	REV
FAB DWG: <FAB DWG NO>			B	?????	<SCH DWG NO>	
PCB DWG: <PCB DWG NO>			SCALE	FILENAME	MCU.SchDoc	SHEET 9 OF 9

