


8	7	6	5	4	3	<SCH DWG NO> REV NO	1	2	1		
				↓		REV	SHT	REVISION	DESCRIPTION	DATE	APPROVED

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: 1b8140dd DOCUMENT REVISION: 6833422e [Locally Modified]		
DSN: .			TITLE: USBC Hub		
CHK: .			REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>			ASSY DWG: <ASSY DWG NO>		
			FAB DWG: <FAB DWG NO>		
PCB DWG: <PCB DWG NO>			PCB DWG: <PCB DWG NO>		
SCALE: FILENAME Top.SchDoc			SIZE: CAGE CODE REV: B ???? <SCH DWG NO>		
SHEET 1 OF 9			FILE NAME Top.SchDoc		

8	7	6	5	4	3	<SCH DWG NO> REV B	2	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

F

E

D

C

B

A

F


E

D

C

B


A



APPROVALS	DATE	PROJECT	Altium		
ENG: .			DOCUMENT REVISION: 1b8140pd DESIGN ITEM: 830a91a8 [Locally Modified]		
DSN: .			TITLE: Downstream Port		
CHK: .			REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>			SIZE: CAGE CODE: DWG NO: REV:		
ASSY DWG: <ASSY DWG NO>			B ???? <PCB DWG NO>		
FAB DWG: <FAB DWG NO>			PCB DWG: <PCB DWG NO> SCALE: FILENAME: Downstream_Port.SchDoc SHEET 2 OF 9		
			2 1		

2

10



APPROVALS	DATE	PROJECT	Altium		
ENG: .		PROJECT REVISION	1b814dbd [DOCUMENT ITEM]		
DSN: .		DOCUMENT REVISION	1b814dbd [Locally Modified]		
CHK: .		TITLE			
REFERENCE DOCUMENTS		USBC Port Controller			
BOM <BOM DOC NO>		SIZE	CAGE CODE	DWG NO.	REV
ASSY DWG: <ASSY DWG NO>		B	?????	<SCH DWG NO>	
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>		SCALE:	FILENAME	Port_Controller.SchDoc	SHEET 3 OF 9

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV	4 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

F

F

E

E

D

D

C


C

B

B

A

A




APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: 1b814dd0 DOCUMENT REVISION: a2d2cb4a DESIGN ITEM: .		
DSN: .			TITLE: Port Power		
CHK: .			REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>			SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>			B	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>			REV		
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	SHEET 4 OF 9
				Port_Power.SchDoc	

8 7 6 5 4 3 2 1

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>		REV	5	1
REVISION	DESCRIPTION	DATE	APPROVED	



APPROVALS		DATE	PROJECT	Altium	
ENG:	.			DOCUMENT REVISION	1b8140pd
DSN:	.			DESIGN ITEM	830a91a8 [Locally Modified]
CHK:	.			PROJECT REVISION	
REFERENCE DOCUMENTS					
BOM:	<BOM DOC NO>		SIZE	CAGE CODE	DWG NO
ASSY DWG:	<ASSY DWG NO>		B	?????	<SCH DWG NO>
FAB DWG:	<FAB DWG NO>		REV		
PCB DWG:	<PCB DWG NO>		SCALE:	FILENAME	Upstream_Port.SchDoc
			SHEET	5	OF 9

Upstream Port

8 7 6 5 4 3 2 1

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	6	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

C39
0.1uF

F


E

D

C

B

A




APPROVALS	DATE	PROJECT	Altium	
ENG: .			PROJECT REVISION: 1b8140pd DOCUMENT REVISION: adcbab5b DESIGN ITEM: .	
DSN: .			TITLE: Board Power	
CHK: .			SIZE: B	REV: .
REFERENCE DOCUMENTS		CAGE CODE: ?????	DWG NO: <SCH DWG NO>	
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>				
FAB DWG: <FAB DWG NO>				
PCB DWG: <PCB DWG NO>		SCALE: FILENAME: Board_Power.SchDoc	SHEET 6 OF 9	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	7	2	1
						Project		REVISION	
						DESCRIPTION		DATE	APPROVED

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.



APPROVALS	DATE	PROJECT	Altium	
ENG: .			PROJECT REVISION: 1b8140pd DOCUMENT REVISION: 0583d03c [Locally Modified]	
DSN: .			TITLE: USB Hub	
CHK: .			REFERENCE DOCUMENTS	
BOM: <BOM DOC NO>			SIZE: CAGE CODE: DWG NO: REV: B ???? <SCH DWG NO>	
ASSY DWG: <ASSY DWG NO>			PCB DWG: <PCB DWG NO> SCALE: FILENAME: USB_Hub.SchDoc SHEET 7 OF 9	
FAB DWG: <FAB DWG NO>			PCB DWG: <PCB DWG NO> SCALE: FILENAME: USB_Hub.SchDoc SHEET 7 OF 9	
PCB DWG: <PCB DWG NO>			PCB DWG: <PCB DWG NO> SCALE: FILENAME: USB_Hub.SchDoc SHEET 7 OF 9	

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV 8 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium		
ENG: .		PROJECT REVISION:	1b8140pd	DOCUMENT REVISION:	36c16b66
DSN: .		TITLE:	DisplayPort Mux		
CHK: .		BOM:	<BOM DOC NO>		
REFERENCE DOCUMENTS			SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>			B	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>			REV		
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	DisplayPort_Mux.SchDoc
			SHEET	8	OF 9

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV 9 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium	
ENG: .			PROJECT REVISION: 1b814dd0 DOCUMENT REVISION: 1b814dd0 DESIGN ITEM: Locally Modified	
DSN: .			TITLE: MCU	
CHK: .			BOM: <BOM DOC NO>	SIZE: CAGE CODE: DWG NO: REV: B ??????
REFERENCE DOCUMENTS		ASSY DWG: <ASSY DWG NO>	PCB DWG: <PCB DWG NO>	PCB DWG: <PCB DWG NO>
BOM: <BOM DOC NO>		FAB DWG: <FAB DWG NO>	SCALE: FILENAME: MCU.SchDoc	SHEET 9 OF 9
ASSY DWG: <ASSY DWG NO>		PCB DWG: <PCB DWG NO>	FILE NAME: MCU.SchDoc	
FAB DWG: <FAB DWG NO>		PCB DWG: <PCB DWG NO>		
PCB DWG: <PCB DWG NO>		PCB DWG: <PCB DWG NO>		

