



<SCH	DWG NO>	1	2	1
	DWG. NO.	REV / BHT		
	REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS		DATE	PROJECT					
ENG:	-							
DSN:	-							
CHK:	-							
REFERENCE DOCUMENTS			PROJECT REVISION		DOCUMENT REVISION		DESIGN ITEM	
BOM:			90bc962a		f5bad288			
ASSY DWG: <BOM DOC NO>			TITLE		USBC Hub			
FAB DWG: <ASSY DWG NO>			SIZE		DWG NO.		REV	
PCB DWG: <FAB DWG NO>			B		<SCH DWG NO>			
SCALE:			CAGE CODE		FILE NAME		SHEET 1 OF	
			B		Top_SchDoc			


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO> DWG NO		2	1	
REVISION		DESCRIPTION		DATE
APPROVED		DATE		APPROVED



APPROVALS		DATE	PROJECT		Altium	
ENG:	•		PROJECT REVISION		DOCUMENT REVISION	
DSN:	•		90bc962a		a81caab88 [Locally Modified]	
CHK:	•		TITLE		Downstream Port	
REFERENCE DOCUMENTS			BOM:		<BOM DOC NO>	
ASSY DWG:			<ASSY DWG NO>		SIZE	
FAB DWG:			<FAB DWG NO>		CAGE CODE	
PCB DWG:			<PCB DWG NO>		DWG NO.	
			SCALE		FILENAME	
					Downstream_Port.SchDoc	
					SHEET	
					2 OF 7	




APPROVALS		DATE	PROJECT					
ENG:	-							
CHK:	+							
REFERENCE DOCUMENTS			TITLE		PROJECT REVISION: 90bc962a DOCUMENT REVISION: a81ca888 [Locally Modified] DESIGN ITEM:			
BOM:			USBC Port Controller					
ASSY DWG: <BOM DOC NO>			SIZE	CAGE CODE	DWG NO.		REV	
FAB DWG: <ASSY DWG NO>			B	?????	<SCH DWG NO>			
PCB DWG: <FAB DWG NO>			SCALE:		FILENAME		SHEET	OF
PCB DWG NO:					Port_ControllerSchDoc		3	7

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV. SHEET

REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium	
ENG: *		PROJECT REVISION: 90bc962a	DOCUMENT REVISION: a81caab88	DESIGN ITEM: [Locally Modified]
DSN: *		TITLE		
CHK: *		Port Power		
REFERENCE DOCUMENTS		BOM: <BOM DOC NO>		
ASSY DWG: <ASSY DWG NO>		SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>
FAB DWG: <FAB DWG NO>		SCALE:	FILENAME: Port_Power.SchDoc	SHEET 4 OF 7
PCB DWG: <PCB DWG NO>				


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

<SCH DWG NO>
DWG NO. REV. 5

REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium	
ENG: +		PROJECT REVISION: 90bc962a	DOCUMENT REVISION: a81caab88 [Locally Modified]	
DSN: +		TITLE: Upstream Port		
CHK: +				
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>				
FAB DWG: <FAB DWG NO>				
PCB DWG: <PCB DWG NO>				
SIZE: B		CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV:
SCALE:		FILENAME: Upstream_Port.SchDoc	SHEET: 5	OF: 7



APPROVALS		DATE	PROJECT		<div>Altium</div>	
ENG:	+					
DSN:	+					
CHK:	+					
REFERENCE DOCUMENTS			TITLE			
BOM:			IC Power			
<BOM DOC NO>						
ASSY DWG:			SIZE	CAGE CODE	DWG NO.	REV
<ASSY DWG NO>			B	?????	<SCH DWG NO>	
FAB DWG:						
<FAB DWG NO>						
PCB DWG:			SCALE:	FILENAME	SHEET 6 OF 7	
<PCB DWG NO>			IC_Power.SchDoc			

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium	
ENG: .		PROJECT REVISION: 90bc962a	DOCUMENT REVISION: 90bc962a (Locally Modified)	
DSN: .		TITLE: USB Hub		
CHK: .				
REFERENCE DOCUMENTS				
BOM: <BOM DOC NO>				
ASSY DWG: <ASSY DWG NO>	SIZE: B	CAGE CODE: ?????	DWG NO: <SCH DWG NO>	REV
FAB DWG: <FAB DWG NO>	SCALE:	FILENAME: USB_Hub.SchDoc	SHEET: 7	OF: 7
PCB DWG: <PCB DWG NO>				

