REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM: <BOM DOC NO>
ASSY DWG: <ASSY DWG NO>
FAB DWG: <FAB DWG NO>
PCB DWG: <PCB DWG NO>

PROJECT: Altium™

PROJECT REVISION: 92001571 | DOCUMENT REVISION: d5299537 | DESIGN ITEM:

TITLE: USBC Hub

SIZE: B | CAGE CODE: ????? | DWG NO.: <SCH DWG NO> | REV:

SCALE: | FILE NAME: Top.SchDoc | SHEET 1 OF 9

<SCH DWG NO> DWG. NO. | REV | 1 SHT.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM: <BOM DOC NO>
ASSY DWG: <ASSY DWG NO>
FAB DWG: <FAB DWG NO>
PCB DWG: <PCB DWG NO>

PROJECT

Altium

PROJECT REVISION: 920015.1 | DOCUMENT REVISION: c35ed001 | DESIGN ITEM:

TITLE

Downstream Port

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME Downstream_Port.SchDoc | SHEET 2 OF 9

<SCH DWG NO> DWG. NO. REV 2 SHT.

REVISION	DESCRIPTION	DATE	APPROVED





APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM: <BOM DOC NO>	
ASSY DWG: <ASSY DWG NO>	
FAB DWG: <FAB DWG NO>	
PCB DWG: <PCB DWG NO>	

PROJECT: Altium

PROJECT REVISION: 920015/1 | DOCUMENT REVISION: c35ed001 | DESIGN ITEM:

TITLE: USBC Port Controller

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME: Port_Controller.SchDoc | SHEET 3 OF 9

<SCH DWG NO> DWG. NO. | REV 3 SHT.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM: <BOM DOC NO>	
ASSY DWG: <ASSY DWG NO>	
FAB DWG: <FAB DWG NO>	
PCB DWG: <PCB DWG NO>	

PROJECT: Altium™

PROJECT REVISION: 920015/7 | DOCUMENT REVISION: 89f6a8ae | DESIGN ITEM:

TITLE: Port Power

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME: Port_Power.SchDoc | SHEET 4 OF 9

<SCH DWG NO> DWG. NO. | REV | 4 SHT.

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM:	<BOM DOC NO>
ASSY DWG:	<ASSY DWG NO>
FAB DWG:	<FAB DWG NO>
PCB DWG:	<PCB DWG NO>

PROJECT

Altium

PROJECT REVISION: 920015.1 | DOCUMENT REVISION: c35ed001 | DESIGN ITEM:

TITLE

Upstream Port

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME Upstream_Port.SchDoc | SHEET 5 OF 9

<SCH DWG NO> REV 5

REVISION	DESCRIPTION	DATE	APPROVED



5V Buck



1.1V Buck



3.3V Buck

APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS	
BOM:	<BOM DOC NO>
ASSY DWG:	<ASSY DWG NO>
FAB DWG:	<FAB DWG NO>
PCB DWG:	<PCB DWG NO>

PROJECT: Altium

PROJECT REVISION: 9200157[DOCUMENT REVISION: 9200157[Locally Modified]

TITLE: Board Power

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME: Board_Power.SchDoc | SHEET 6 OF 9

REVISION	DESCRIPTION	DATE	APPROVED





APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM: <BOM DOC NO>	
ASSY DWG: <ASSY DWG NO>	
FAB DWG: <FAB DWG NO>	
PCB DWG: <PCB DWG NO>	

PROJECT: Altium™

PROJECT REVISION: 920015f7 | DOCUMENT REVISION: 89f6a8ae | DESIGN ITEM:

TITLE: USB Hub

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME: USB_Hub.SchDoc | SHEET 7 OF 9

<SCH DWG NO> 7

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	

REFERENCE DOCUMENTS

BOM:	<BOM DOC NO>
ASSY DWG:	<ASSY DWG NO>
FAB DWG:	<FAB DWG NO>
PCB DWG:	<PCB DWG NO>

PROJECT

Altium

PROJECT REVISION: 9200157 | DOCUMENT REVISION: d5299537 | DESIGN ITEM:

TITLE

DisplayPort Mux

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME DisplayPort Mux.SchDoc | SHEET 8 OF 9

<SCH DWG NO> 8

REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE
ENG: *	
DSN: *	
CHK: *	
REFERENCE DOCUMENTS	
BOM: <BOM DOC NO>	
ASSY DWG: <ASSY DWG NO>	
FAB DWG: <FAB DWG NO>	
PCB DWG: <PCB DWG NO>	

PROJECT: Altium

PROJECT REVISION: 920015f7 | DOCUMENT REVISION: 89f6a8ae | DESIGN ITEM:

TITLE: MCU

SIZE	CAGE CODE	DWG NO.	REV
B	?????	<SCH DWG NO>	

SCALE: | FILE NAME: MCU.SchDoc | SHEET 9 OF 9

<SCH DWG NO> 9