


8	7	6	5	4	3	<SCH DWG NO> REV NO	1 REV	2	1
						1	SH		
						REVISION	DESCRIPTION	DATE	APPROVED

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS	DATE	PROJECT	Altium	
ENG: .		PROJECT REVISION:	5ed51104	DOCUMENT REVISION: 5ed51104
DSN: .		TITLE:	USBC Hub	
CHK: .		REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>		ASSY DWG: <ASSY DWG NO>	SIZE	CAGE CODE
FAB DWG: <FAB DWG NO>		FAB DWG: <FAB DWG NO>	DWG NO:	B ???? <PCB DWG NO>
PCB DWG: <PCB DWG NO>		PCB DWG: <PCB DWG NO>	REV	
		SCALE:	FILENAME	Top.SchDoc
			SHEET	1 OF 8

8  
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

7

6

5

4

3

2

1

<SCH DWG NO>		REV	2	1
REVISION	DESCRIPTION	DATE	APPROVED	

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium		
ENG:			PROJECT REVISION: 5ed51104 DOCUMENT REVISION: 830a9lab DESIGN ITEM:		
DSN:			TITLE: Downstream Port		
CHK:			REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>			SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>			B	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>			REV		
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	Downstream_Port.SchDoc
			SHEET	2	OF 8

8

7

6

5

4


3

2

1

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.

<SCH DWG NO>		3	2	1
REVISION	DESCRIPTION	DATE	APPROVED	



APPROVALS		DATE	PROJECT	Altium	
ENG:	.				
DSN:	.		PROJECT REVISION:	5ed51104	DOCUMENT REVISION: adcbab5b
CHK:	.		TITLE:	USBC Port Controller	
REFERENCE DOCUMENTS			BOM:	<BOM DOC NO>	
BOM:	<BOM DOC NO>		ASSY DWG:	<ASSY DWG NO>	
FAB DWG:	<FAB DWG NO>		PCB DWG:	<PCB DWG NO>	
PCB DWG:	<PCB DWG NO>		SCALE:	FILE NAME	Port_Controller.SchDoc
			SHEET	3	OF 8

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV	4 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	Altium		
ENG: .			PROJECT REVISION: 5ed51104 DOCUMENT REVISION: a2d2cb4a DESIGN ITEM: .		
DSN: .			TITLE: Port Power		
CHK: .			REFERENCE DOCUMENTS		
BOM: <BOM DOC NO>			SIZE	CAGE CODE	DWG NO.
ASSY DWG: <ASSY DWG NO>			B	?????	<SCH DWG NO>
FAB DWG: <FAB DWG NO>			REV		
PCB DWG: <PCB DWG NO>			SCALE:	FILENAME	SHEET 4 OF 8
				Port_Power.SchDoc	

8  
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

7

6

5

4

3

&lt;SCHEMATIC NO&gt;

REV

5

SHEET

2


1

REVISION

DESCRIPTION

DATE

APPROVED



APPROVALS	DATE	PROJECT	<b>Altium</b>		
ENG: .					
DSN: .					
CHK: .					
PROJECT REVISION: 5ed51104 DOCUMENT REVISION: 830a9lab DESIGN ITEM: Upstream Port					
REFERENCE DOCUMENTS					
BOM: <BOM DOC NO>	SIZE	CAGE CODE	DWG NO:	REV	
ASSY DWG: <ASSY DWG NO>	B	?????	<SCH DWG NO>		
FAB DWG: <FAB DWG NO>					
PCB DWG: <PCB DWG NO>	SCALE:	FILENAME	Upstream_Port.SchDoc	SHEET 5 OF 8	

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	6	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE	APPROVED

C39  
0.1uF

F


E

D

C

B

A




APPROVALS	DATE	PROJECT	<b>Altium</b>		
ENG: .			PROJECT REVISION: 5ed51104 DOCUMENT REVISION: adcbab5b DESIGN ITEM: .		
DSN: .			TITLE: Board Power		
CHK: .			BOM: <BOM DOC NO>	SIZE: CAGE CODE: DWG NO: REV: .	
REFERENCE DOCUMENTS			ASSY DWG: <ASSY DWG NO>	B: ?????	<SCH DWG NO>
			FAB DWG: <FAB DWG NO>	PCB DWG: <PCB DWG NO>	SCALE: FILENAME: Board_Power.SchDoc SHEET 6 OF 8

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	<SCH DWG NO> Rev. No.	7	2	1		
						REV	SHEET				
								REVISION	DESCRIPTION	DATE	APPROVED

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.



APPROVALS	DATE	PROJECT	Altium	•
ENG: •				•
DSN: •				•
CHK: •				•
REFERENCE DOCUMENTS		PROJECT REVISION: 5ed51104	DOCUMENT REVISION: 0583cb3c	DESIGN ITEM:
BOM: <BOM DOC NO>		TITLE: USB Hub		
ASSY DWG: <ASSY DWG NO>		SIZE: B	CAGE CODE: ??????	DWG NO: <SCH DWG NO>
FAB DWG: <FAB DWG NO>		REV: B		
PCB DWG: <PCB DWG NO>		SCALE: 1	FILENAME: USB_Hub.SchDoc	SHEET 7 OF 8

8	7	6	5	4	3	<SCH DWG NO> DWG NO. REV 8 SHEET	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						REVISION	DESCRIPTION	DATE APPROVED

F

F

E

E

D

D

C


C

B

B

A

A



APPROVALS	DATE	PROJECT	<b>Altium</b>		
ENG: .		PROJECT REVISION:	5ed511#4	DOCUMENT REVISION:	adcbab5b [Locally Modified]
DSN: .		TITLE:	DisplayPort Mux		
CHK: .		REFERENCE DOCUMENTS			
BOM: <BOM DOC NO>		BOM:			
ASSY DWG: <ASSY DWG NO>		ASSY DWG:			
FAB DWG: <FAB DWG NO>		FAB DWG:			
PCB DWG: <PCB DWG NO>		PCB DWG:			
SCALE:	FILE NAME:	DisplayPort_Mux.SchDoc	SHEET	8	OF 8

