A[0..31]

D[0..31]

U1
68008D
+5V
GND
CLK_68K8
VPA_68K8
IPL2
IPL1
DTACK_68K8
FC0
FC1
FC2
E_68K8
RESET
AS_68K8
DS_68K8
RW

U2
68020R
RN1C
RN1D
R_Pack04_SIP_Split
U5B
U5C
74LS04
C7
C
Y1
Crystal
C9
RESET
HALT
IPL0
IPL1
IPL2
IPEND
BGACK
BG
BR
AVEC
BERR
DSACK0
DSACK1
CDIS
RMC
ECS
OCS
SIZ0
SIZ1
DBEN
RN1B
RN1A
RN2B
RN2C
RN2D

U3
MC68881
VDD
VSS

U9
W27C512
ROM_CS
CE
OE/Vpp

U10
PAL20R4
VPA_68K8
AVEC
FPU_CS
BERR
ACK2
CPU
U7
74LS290
U5A
74LS04
U6A
74LS11
U6B
74LS11
U6C
74LS11
U6D
74LS11
U8A
U8B
U8C
U8D
U8E
U8F
74LS05
RN2A
EPROM
U5D
U5E
U5F
U4A
U4B
74LS74
D1
BAT85
DSACK0
AS2
U8G
74LS05
U5G
74LS04
U4C
74LS74
PWR_FLAG
C1
C2
C3
C4
C5
C6
C8
C10
C_Polarized

Reverse Enginered by A.Alea

Sheet: /

File: Thor_20_CPU_Card.kicad_sch

Title: CST THOR 20 CPU BOARD

Size: A3	Date: 2024-05-01	**Rev: 0.0a**
KiCad E.D.A. 9.0.2		Id: 1/1