A[0..31]

D[0..31]

U1 68008D

U2 68020R

U3 MC68881

U9 W27C512

U10 PAL20R4

U7 74LS290

Y1 12Mhz

C7 C

C9 C

R1 4K7

R2 4K7

R3 4K7

RN1B R_Pack04_SIP_Split

RN1C R_Pack04_SIP_Split

RN1D R_Pack04_SIP_Split

RN2A R_Pack04_SIP_Split EPROM

RN2B R_Pack04_SIP_Split

RN2C R_Pack04_SIP_Split

RN2D R_Pack04_SIP_Split

U5A 74LS04

U5B 74LS04

U5C 74LS04

U5D 74LS04

U5E 74LS04

U5F 74LS04

U6A 74LS11

U6B 74LS11

U6C 74LS11

U6D 74LS11

U8A 74LS05

U8B 74LS05

U8C 74LS05

U8D 74LS05

U8E 74LS05

U8F 74LS05

U8G 74LS05

U4A 74LS74

U4B 74LS74

U4C 74LS74

JP1 2-3 for no FPU

D1 BAT85

C1 C

C2 C

C3 C

C4 C

C5 C

C6 C

C8 C

C10 C_Polarized

R3 not in original design, but highly recomended.

R1 Pull up to install over 68008 socket, pins 13-34

R2 not in original design, but highly recomended.

PWR_FLAG

PWR_FLAG

CPU

Reverse Enginered by A.Alea

Sheet: /

File: Thor_20_CPU_Card.kicad_sch

Title: CST THOR 20 CPU BOARD

Size: A3	Date: 2026-11-07	**Rev: 0.0b**
KiCad E.D.A. 9.0.2		Id: 1/1