

## **General Description**

The MAX3362 low-power, high-speed transceiver for RS-485/RS-422 communication operates from a single +3.3V power supply. The device contains one differential transceiver consisting of a line driver and receiver. The transceiver operates at data rates up to 20Mbps, with an output skew of less than 6ns. Driver and receiver propagation delays are guaranteed below 50ns. This fast switching and low skew make the MAX3362 ideal for multidrop clock/data distribution applications.

The output level is guaranteed at +1.5V with a standard  $54\Omega$  load, compliant with RS-485 specifications. The transceiver draws 1.7mA supply current when unloaded or fully loaded with the drivers disabled. Additionally, the MAX3362 has a low-power shutdown mode, reducing the supply current to 1µA.

The MAX3362 has a 1/8-unit-load receiver input impedance, allowing up to 256 transceivers on the bus. The MAX3362 is designed for half-duplex communication. The device has a hot-swap feature that eliminates false transitions on the data cable during circuit initialization. The drivers are short-circuit current limited, and a thermal shutdown circuit protects against excessive power dissipation.

The MAX3362 is available in an 8-pin SOT package and specified over industrial and automotive temperature ranges.

## **Applications**

Clock/Data Distribution Telecom Equipment Security Equipment Point-of-Sale Equipment Industrial Controls

Pin Configuration and Functional Diagram appear at end of data sheet.

## **Features**


- ♦ Space-Saving 8-Pin SOT Package
- ♦ Guaranteed 20Mbps Data Rate
- ♦ Operates from a Single +3.3V Supply
- ♦ 6ns (max) Transmitter and Receiver Skew
- ♦ Hot-Swap Feature
- ♦ Interoperable with +5V Logic
- ♦ Allows up to 256 Transceivers on the Bus
- ♦ 1µA Low-Power Shutdown Mode
- ◆ 1.7mA Operating Supply Current
- ◆ -7V to +12V Common-Mode Range
- **♦** Current Limiting and Thermal Shutdown
- **♦** Half-Duplex Operation
- **♦** Automotive Temperature Range Variants

## **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK	PKG CODE
MAX3362EKA-T	-40°C to +85°C	8 SOT23-8	AAJL	S8-1
MAX3362AKA-T	-40°C to +125°C	8 SOT23-8	AALL	S8-1
MAX3362EKA#T	-40°C to +85°C	8 SOT23-8	#AEPH	S8-1
MAX3362AKA#T	-40°C to +125°C	8 SOT23-8	#AEPP	S8-1

#Indicates an RoHS-compliant part.

## **Typical Operating Circuit**



Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

All voltages with respect to GND.  VCC, RE, DE, DI	0.3V to +6V
Receiver Input Voltages, Driver Output	
Voltages (A, B)	8V to +13V
Receiver Input Current, Driver Output	
Current (A, B)	250mA
IVA - VBI	+8V
Receiver Output Voltage (RO)	$-0.3V$ to $(V_{CC} + 0.3V)$

Continuous Power D	Pissipation ( $T_A = +70^{\circ}C$ )	
8-Pin SOT (derate	9.7mW/°C above +70°C)	777mW
Operating Temperat	ure Range	
MAX3362E		40°C to +85°C
MAX3362A		40°C to +125°C
Storage Temperatur	e Range	65°C to +150°C
	re	
Lead Temperature (	soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C.)$  (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DRIVER							
		Figure 1, $R_L = 100\Omega$ (RS-422) (extended temperature range)	2.0				
Differential Driver Output	V <sub>OD</sub>	Figure 1, $R_L = 100\Omega$ (automotive temperature range)	1.5			V	
		Figure 1, $R_L = 54\Omega$ (RS-485) (extended temperature range)	1.5				
Change in Magnitude of Differential Output Voltage	ΔV <sub>OD</sub>	Figure 1, $R_L = 54\Omega$ or $100\Omega$ (Note 3)			0.2	V	
Driver Common-Mode Output Voltage	Voc	Figure 1, R <sub>L</sub> = $54\Omega$ or $100\Omega$			3	V	
Change In Magnitude of Common-Mode Voltage	ΔV <sub>OC</sub>	Figure 1, $R_L = 54\Omega$ or $100\Omega$ (Note 3)			0.2	V	
Input High Voltage	VIH	DE, DI, RE	2.0			V	
Input Low Voltage	VIL	DE, DI, RE			0.8	V	
Input Hysteresis	V <sub>H</sub> YS	DE, DI, RE		50		mV	
Input Current (DE, DI, RE)	I <sub>IN</sub>	$0 \le V_{IN} \le 5V$			±1	μΑ	
Driver Short-Circuit Output	loop	0 ≤ V <sub>OUT</sub> ≤ 12V (Note 4)			+250	mΛ	
Current	losp	-7V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> (Note 4)	-250			mA	
Driver Short-Circuit Foldback	loops	$(V_{CC} - 1V) \le V_{OUT} \le 12V \text{ (Note 4)}$	+25	•	•	mA	
Output Current	losdf	-7V ≤ V <sub>OUT</sub> ≤ 1V (Note 4)		-25	IIIA		

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C.)$  (Notes 1, 2)

PARAMETER	SYMBOL	CONDITION	NS	MIN	TYP	MAX	UNITS
Thermal Shutdown Threshold	V <sub>TS</sub>				150		°C
Thermal Shutdown Hysteresis	VTSH				10		°C
RECEIVER							
Receiver Differential Threshold Voltage	VTH	-7V ≤ V <sub>CM</sub> ≤ 12V		-200	0	+200	mV
Receiver Input Hysteresis	$\Delta V_{TH}$	$V_A + V_B = 0$			25		mV
Receiver Output High Voltage	VoH	$I_O = -1 \text{mA}, V_A - V_B = V_{TH}$		V <sub>CC</sub> - 0	.4		V
Receiver Output Low Voltage	Vol	$I_O = 1mA$ , $V_A - V_B = -V_{TH}$				0.4	V
Three-State Output Current at Receiver	lozr	0 ≤ V <sub>0</sub> ≤ V <sub>CC</sub>				±1	μΑ
Receiver Input Resistance	RIN	V <sub>CM</sub> = 12V		96			kΩ
Receiver Input Current	las	DE = GND,	V <sub>IN</sub> = +12V			125	
neceiver input current	I <sub>IN</sub>	V <sub>CC</sub> = GND or 3.465V	$V_{IN} = -7V$	-100			μΑ
Receiver Output Short-Circuit Current	IOSR	0 ≤ V <sub>RO</sub> ≤ V <sub>CC</sub>				±150	mA
POWER SUPPLY							
Supply Voltage	Vcc			3.135	3.300	3.465	V
Supply Current in Normal Operation (Static Condition)	IQ	No load, DI = V <sub>CC</sub> or GND			1.7	3	mA
Supply Current in Shutdown Mode	ISHDN	DE = GND, RE = VCC			1	10	μΑ

### **SWITCHING CHARACTERISTICS**

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Propagation Delay	tpdlh	Figures 2 and 3,			50	ns
Driver i Topagation Delay	tpdhl	$R_L = 54\Omega$ , $C_L = 50pF$			50	115
Driver Differential Output	t <sub>DR</sub>	Figures 2 and 3,			12.5	ns
Rise or Fall Time	tDF	$R_L = 54\Omega$ , $C_L = 50pF$			12.5	115
Driver Output Skew	tDSKEW	Figures 2 and 3, RL = $54\Omega$ , CL = $50$ pF tDSKEW = $ t_{PDLH} - t_{PDHL} $			6	ns
Maximum Data Rate	f <sub>MAX</sub>		20			Mbps
Driver Enable to Output Low	tPDZL	Figure 4, $R_L = 500\Omega$ , $C_L = 50pF$			100	ns
Driver Disable Time from Low	tpdlz	Figure 4, $R_L = 500\Omega$ , $C_L = 50pF$			100	ns
Driver Disable Time from High	t <sub>PDHZ</sub>	Figure 5, $R_L = 500\Omega$ , $C_L = 50pF$			100	ns

## **SWITCHING CHARACTERISTICS (continued)**


 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V \text{ and } T_A = +25^{\circ}C.)$  (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Enable to Output High	<sup>t</sup> PDZH	Figure 5, $R_L = 500\Omega$ , $C_L = 50pF$			100	ns
Receiver Propagation Delay	t <sub>PRLH</sub>	Figure 6, C <sub>L</sub> = 15pF			50 50	ns
Receiver Output Skew	trskew	Figure 6, C <sub>L</sub> = 15pF trskew =  tprlh - tprhl			6	ns
Receiver Enable to Output Low	tprzl	Figure 7, $R_L = 1k\Omega$ , $C_L = 15pF$			100	ns
Receiver Enable to Output High	tprzh	Figure 7, $R_L = 1k\Omega$ , $C_L = 15pF$			100	ns
Receiver Disable Time from Low	tprlz	Figure 7, $R_L = 1k\Omega$ , $C_L = 15pF$			100	ns
Receiver Disable Time from High	t <sub>PRHZ</sub>	Figure 7, $R_L = 1k\Omega$ , $C_L = 15pF$			100	ns
Time to Shutdown	tsD	(Note 5)	50		600	ns
Driver Enable from Output High to Shutdown	t <sub>PDHS</sub>		50		600	ns
Driver Enable from Output Low to Shutdown	t <sub>PDLS</sub>		50		600	ns
Receiver Enable from Output High to Shutdown	tprhs		50		600	ns
Receiver Enable from Output Low to Shutdown	tprls		50		600	ns
Time to Normal Operation	t <sub>NO</sub>	(Note 6)		1500	3000	ns
Driver Enable from Shutdown to Output High	t <sub>PDSH</sub>	Figure 5 $R_L = 500\Omega$ , $C_L = 50pF$		1500	3000	ns
Driver Enable from Shutdown to Output Low	tPDSL	Figure 4 $R_L = 500\Omega$ , $C_L = 50pF$		1500	3000	ns
Receiver Enable from Shutdown to Output High	tprsh	Figure 7 $R_L = 1k\Omega$ , $C_L = 15pF$		1500	3000	ns
Receiver Enable from Shutdown to Output Low	tPRSL	Figure 7 $R_L = 1 k\Omega$ , $C_L = 15 pF$		1500	3000	ns


- **Note 1:** Devices production tested at +25°C. Over-temperature limits are guaranteed by design.
- **Note 2:** All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to device ground, unless otherwise noted.
- Note 3: ΔV<sub>OD</sub> and ΔV<sub>OC</sub> are the changes in V<sub>OD</sub> and V<sub>OC</sub>, respectively, when the DI input changes state.
- **Note 4:** The short-circuit output current applies to peak current just prior to foldback-current limiting; the short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.
- Note 5: Shutdown is enabled by bringing RE high and DE low. If the enable inputs are in this state for less than 50ns, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 600ns, the device is guaranteed to have entered shutdown.
- **Note 6:** Transition time from shutdown mode to normal operation.


**Typical Operating Characteristics** 


 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 


























## Typical Operating Characteristics (continued)


( $V_{CC} = +3.3V$ ,  $T_A = +25$ °C, unless otherwise noted.)









#### UNLOADED DRIVER OUTPUT WAVEFORM




#### LOADED DRIVER OUTPUT WAVEFORM



### **DRIVER PROPAGATION DELAY**



### RECEIVER PROPAGATION DELAY



## **Pin Description**

PIN	NAME	DESCRIPTION
1	RO	Receiver Output. RO is high if the receiver input differential (A-B) $\geq$ 200mV and the receiver is enabled ( $\overline{\text{RE}}$ is low). RO is low if the receiver input differential (A-B) $\leq$ -200mV and the receiver is enabled.
2	RE	Receiver Output Enable. Driving $\overline{\text{RE}}$ low enables RO. RO is high impedance when $\overline{\text{RE}}$ is high. Drive $\overline{\text{RE}}$ high and DE low (disable both receiver and driver outputs) to enter low-power shutdown mode.
3	DE	Driver Output Enable. Driving DE high enables driver outputs. These outputs are high impedance when DE is low. Drive RE high and DE low (disable both receiver and driver outputs) to enter low-power shutdown mode.
4	DI	Driver Input. Driving DI low forces the noninverting output low and inverting output high, when the driver is enabled (DE is high). Driving DI high forces the noninverting output high and inverting output low.
5	GND	Ground
6	А	Noninverting Receiver Input and Noninverting Driver Output
7	В	Inverting Receiver Input and Inverting Driver Output
8	Vcc	Supply Voltage. $V_{CC} = 3.3V \pm 5\%$ . Bypass $V_{CC}$ to GND with a $0.1\mu F$ capacitor.




Figure 1. Driver DC Test Load




Figure 3. Driver Propagation Delay




Figure 2. Driver Timing Test Circuit




Figure 4. Driver Enable and Disable Times (tpDsL, tpDzL, tpDLS, tpDLZ)




Figure 5. Driver Enable and Disable Times (tpDSH, tpDHS, tpDHS, tpDHS)




Figure 6. Receiver Propagation Delays




Figure 7. Receiver Enable and Disable Times

## **Detailed Description**

The MAX3362 low-power, high-speed transceiver for RS-485/RS-422 communication operates from a single +3.3V power supply. The device contains one differential line driver and one differential line receiver. The driver and receiver may be independently enabled. When disabled, outputs enter a high-impedance state.

The transceiver guarantees data rates up to 20Mbps, with an output skew of less than 6ns. This low skew time makes the MAX3362 ideal for multidrop clock/data

distribution applications, such as cellular base stations. Driver and receiver propagation delays are below 50ns. The output level is guaranteed at 1.5V on a standard 54 $\Omega$  load.

The device has a hot-swap feature that eliminates false transitions on the data cable during circuit initialization. Also, drivers are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry.

**Table 1. Transmitter Functional Table** 

TRANSMITTING					
INPUTS OUTPUTS					
RE	DE	DI	А	В	
Χ	1	1	1	0	
Χ	1	0	0	1	
0	0	X	High Z	High Z	
1	0	Χ	Shutdown		

**Table 2. Receiver Functional Table** 

RECEIVING							
	INPUTS OUTPUT						
RE	DE	A - B	RO				
0	X	≥ 200mV	1				
0	Χ	≤ -200mV	0				
1	1	X	High-Z				
1	0	Χ	Shutdown				

The MAX3362 has a 1/8-unit-load receiver input impedance, allowing up to 256 transceivers to be connected simultaneously on a bus. The MAX3362 is designed for half-duplex communication.

#### Drivei

The driver transfers single-ended input (DI) to differential outputs (A, B). The driver enable (DE) input controls the driver. When DE is high, driver outputs are enabled. These outputs are high impedance when DE is low.

When the driver is enabled, setting DI low forces the noninverting output (A) low and inverting output (B) high. Conversely, drive DI high to force noninverting output high and inverting output low (Table 1).

Drive RE high and DE low (disable both receiver and driver outputs) to enter low-power shutdown mode.

#### Receiver

The receiver reads differential inputs from the bus lines (A, B) and transfers this data as a single-ended output (RO). The receiver enable  $(\overline{RE})$  input controls the receiver. Drive  $\overline{RE}$  low to enable the receiver. Driving  $\overline{RE}$  high places RO into a high-impedance state.

When the receiver is enabled, RO is high if  $(A-B) \ge 200 \text{mV}$ . RO is low if  $(A-B) \le -200 \text{mV}$ .

Drive RE high and DE low (disable both receiver and driver outputs) to enter low-power shutdown mode.

### **Hot-Swap Capability**

### Hot-Swap Input

When circuit boards are inserted into a hot or powered backplane, disturbances to the enable and differential receiver inputs can lead to data errors. Upon initial circuit board insertion, the processor undergoes its power-up sequence. During this period, the output drivers are high impedance and are unable to drive the DE input of the MAX3362 to a defined logic level. Leakage currents up to  $10\mu A$  from the high-impedance output could cause DE to drift to an incorrect logic state. Additionally, parasitic circuit board capacitance could cause coupling of VCC or GND to DE. These factors could improperly enable the driver.

When  $V_{CC}$  rises, an internal pulldown circuit holds DE low for at least 10 $\mu$ s and until the current into DE exceeds 200 $\mu$ A. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

### Hot-Swap Input Circuitry

The MAX3362 enable inputs feature hot-swap capability. At the input there are two NMOS devices, M1 and M2 (Figure 8). When V<sub>CC</sub> ramps from 0, an internal 10µs timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a 300µA current sink, and M1, a  $30\mu A$  current sink, pull DE to GND through an  $8k\Omega$  resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100pF that may drive DE high. After 10µs, the timer deactivates M2 while M1 remains on, holding DE low against threestate leakages that may drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, highimpedance CMOS input. Whenever VCC drops below 1V, the hot-swap input is reset.

For  $\overline{RE}$  there is a complementary circuit employing two PMOS devices pulling  $\overline{RE}$  to VCC.

#### Hot-Swap Line Transient

The circuit of Figure 9 shows a typical offset termination used to guarantee a greater than 200mV offset when a line is not driven (the 50pF represents the minimum parasitic capacitance that would exist in a typical application). During a hot-swap event when the driver is




Figure 8. Simplified Structure of the Driver Enable Input (DE)




Figure 9. Differential Power-Up Glitch (Hot Swap)




Figure 10. Differential Power-Up Glitch (0.1V/µs)




Figure 11. Differential Power-Up Glitch (1V/µs)

connected to the line and is powered up the driver must not cause the differential signal to drop below 200mV. Figures 10, 11, and 12 show the results of the MAX3362 during power-up for three different VCC ramp rates (0.1V/µs, 1V/µs, and 10V/µs). The photos show the VCC ramp, the single-ended signal on each side of the  $100\Omega$  termination, as well as the differential signal across the termination.

### **Low-Power Shutdown Mode**

Low-power shutdown mode is initiated by bringing both RE high and DE low. In shutdown, the MAX3362 typically draws only 1µA supply current.

 $\overline{\text{RE}}$  and DE may be driven simultaneously; the device is guaranteed not to enter shutdown if  $\overline{\text{RE}}$  is high and DE is low for less than 50ns. If the inputs are in this state for at least 600ns, the device will enter shutdown.

Enable times tpdzh, tpdzl, tprzh and tprzl in the *Switching Characteristics* table assume the device was not in a low-power shutdown state. Enable times tpdsh, tpdsl, tprsh, and tprsl assume the device was shut down. Drivers and receivers take longer to become enabled from low-power shutdown mode than from driver/receiver disable mode.

## \_Applications Information

#### **Propagation Delays**

Figures 5 and 6 show the typical propagation delays. Skew time is simply the difference between the low-to-high and high-to-low propagation delay. Small driver/receiver skew times help maintain a symmetrical mark-space ratio (50% duty cycle). Both the receiver skew time and driver skew time are under 6ns.




Figure 12. Differential Power-Up Glitch (10V/µs)

#### 256 Transceivers on the Bus

The standard RS-485 receiver input impedance is  $12k\Omega$  (one-unit load), and a standard driver can drive up to 32 unit loads. The MAX3362 transceiver has a 1/8-unit-load receiver input impedance (96k $\Omega$ ), allowing up to 256 transceivers to be connected in parallel on one communication line. Any combination of these devices and/or other RS-485 transceivers with a total of 32 unit loads or less can be connected to the line.


### **Driver Output Protection**

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection against short circuits over the whole common-mode voltage range (see *Typical Operating Characteristics*). The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature becomes excessive.


#### **Typical Applications**

The MAX3362 transceiver is designed for bidirectional data communications on multipoint bus transmission lines. The *Typical Operating Circuit* shows a typical network applications circuit. To minimize reflections, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible.

## **Pin Configuration**



## **Functional Diagram**




\_Chip Information

PROCESS: BiCMOS

## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



## Revision History

Pages changed at Rev 3: 1, 13, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.