

SYCL – A gentle Introduction

Thomas Applencourt - apl@anl.gov, Abhishek Bagusetty

Argonne Leadership Computing Facility Argonne National Laboratory 9700 S. Cass Ave Argonne, IL 60349

Table of contents

- 1. Introduction
- 2. DPCPP ecosystem
- 3. Theory

Context And Queue

Unified Shared Memory

- 4. Kernel Submission
- 5. Buffers
- 6. Interopt
- 7. Show me number!
- 8. Conclusion





What programming model to target Accelerator?

- · CUDA¹ / HIP² / OpenCL³
- · OpenMP (pragma based)
- Kokkos, raja, OCCA (high level, abstraction layer, academic project)
- SYCL (high level) / DPCPP⁴
- Parallel STL⁵

⁵SYCL implementation exist https://github.com/oneapi-src/oneDPL



¹Compute Unified Device Architecture

²Heterogeneous-Compute Interface

³Open Computing Language


⁴Data Parallel C++

What is SYCL™?

- 1. Target C++ programmers (template, lambda)
 - · No language extension
 - No pragmas
 - · No attribute
- 2. Borrow lot of concept from battle tested OpenCL (platform, device, work-group, range)
- 3. Single Source (two compilation pass)
- 4. Implicit or Explicit data-transfer
- 5. SYCL is a Specification developed by the Khronos Group (OpenCL, SPIR, Vulkan, OpenGL)
- Nice interoperability with other programming model (OpenMP, CUDA, Hip, OpenCL)
 - The current stable SYCL specification is SYCL2020



SYCL Implementation



⁶Credit: Khronos groups (https://www.khronos.org/sycl/)



What is DPCPP?

- · Intel implementation of SYCL
- The name of the SYCL-aware Intel compiler⁷ who is packaged with Intel OneAPI SDK.
- Intel SYCL compiler is open source and based on LLVM https://github.com/intel/llvm/. This is what is installed on ThetaGPU, hence the compiler will be named clang++8.

⁸I know marketing is confusing...



⁷So you don't need to pass *-fsycl*

How to install SYCL: Example with Intel implementation

- · Intel implementation work with Intel and NVDIA Hardware
 - Install from source https://github.com/intel/llvm/
 - 2. Use apt-get
 - 3. Download OneAPI pre-installed binary
 - 4. Ask your sys-admin to install it for you :)



DPCPP ecosystem

SYCLomatic: CUDA to SYCL translator9

- 1. A CUDA to SYCL source to source compiler
- 2. Used by a few Apps with some of success

⁹https://github.com/oneapi-src/SYCLomatic



oneMKL¹⁰

oneMKL interfaces are an open-source implementation of the oneMKL Data Parallel C++ (DPC++) interface according to the oneMKL specification. It works with multiple devices (backends) using device-specific libraries underneath.

https://github.com/oneapi-src/oneMKL

- Some OpenMP Apps are using oneMKL as a "portability layer" for BLAS/LAPCK
- · Sadly not yet installed on ThetaGPU

¹⁰ https://software.intel.com/content/www/us/en/develop/tools/ oneapi/components/onemkl.html



OneDPL¹¹

The Intel® oneAPI DPC++ Library is a companion to the Intel® oneAPI DPC++/C++ Compiler and provides an alternative for C++ developers who create heterogeneous applications and solutions. Its APIs are based on familiar standards—C++ STL, Parallel STL (PSTL), Boost.Compute, and SYCL*—to maximize productivity and performance across CPUs, GPUs, and FPGAs.

¹¹https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/dpc-library.html






A picture is worth a thousand words¹²

OpenCL Class Diagram

The figure below describes the OpenCL specification as a class diagram using the Unified Modeling Language¹ (UML) notation. The diagram shows both nodes and edges which are classes and their relationships. As a simplification it shows only classes, and no attributes or operations.





¹ Unified Modeling Language (http://www.uml.org/) is a trademark of Object Management Group (OMG).

¹²and this is a UML diagram so maybe more!



Theory Context And Queue

(Platform ->) Devices -> Context -> Queue

- 1. (A platform a collection of devices sharing the same backend)
- 2. A context is a bundle of devices used for memory isolation
- 3. A queue use a context and a device to dispatch work or to allocate memory

```
#include <CL/sycl.hpp>
namespace sycl = cl::sycl;

int main() {
    sycl::platform P(sycl::gpu_selector{});
    sycl::device D = P.get_devices(sycl::info::device_type::gpu)[0];
    sycl::context C(D);
    sycl::queue Q(C,D);
}
```



How to create a Queue

Explicit

```
#include <CL/sycl.hpp>
   namespace sycl = cl::sycl;
3
   int main() {
     sycl::platform P{sycl::gpu_selector{}};
5
     sycl::device D = P.get_devices(sycl::info::device_type::gpu)[0];
     sycl::context C(D);
     sycl::queue Q(C,D);
   Implicit
   #include <CL/sycl.hpp>
   namespace sycl = cl::sycl;
3
   int main() {
    sycl::queue Q{sycl::gpu selector{}};
   // sycl::device D = Q.get device();
   // sycl::context C = Q.get context();
```



A note on Queue

- · Queue are out-of-order by default
 - · But can created in order

```
sycl::queue
```

 $Q\{sycl::property_list\{sycl::property::queue::in_order\{\}\}\}$

• Queue submissions are asynchronous¹³

¹³More about that later



Theory
Unified Shared Memory

Unified Shared Memory

- · sycl::malloc_host Pinned Memory
- sycl::malloc_device Only accessible on this device
- sycl::malloc_shared Accessible on device and on the host¹⁴

API:

- sycl::malloc_device and sycl::malloc_shared are bound to a Context and a Device
- · Hence to a Queue

¹⁴And possibly on other device too



Allocation example

```
#include <CL/sycl.hpp>
namespace sycl = cl::sycl;

int main() {
    sycl::queue Q{sycl::gpu_selector{}};
    const int N{1729};
    float *A = sycl::malloc_device<float>(N,Q);
    }
}
```





Parallel for

- 1. Define your kernel (as a functor)
- 2. Use a parallel for + range to submit you kernel to a Queue.

```
#include <CL/sycl.hpp>
#include <numeric>
namespace sycl = cl::sycl;

int main() {
   const int N{1729};
   sycl::queue Q{sycl::gpu_selector{}};
   int *A = sycl::malloc_shared<int>(N,Q);
   Q.parallel_for(N, [=](sycl::item<1> id) { A[id] = id; }).wait();
   assert(std::accumulate(A, A+N, 0.) == N*(N-1)/2);
}
```



ND Range

```
global_work_size = 1024 ; local_work size = 8
   SYCL / OpenCL / CUDA / Hip:
   Q.parallel_for(sycl::nd_range<1>(sycl::range<1>(global_work_size),
1
                                     svcl::range<1>(local work size)),
2
                  kernel):
3
   OpenMP:
   const int group work size = global work size / local work size;
   #pragma omp team distribute
   for (int group id=0; group id++; group id < group work size){</pre>
3
       #pragma omp parallel for
       for (local id=0: local id++: local id < local work size) {
           const int global_id = local_id + group_id*local_work_size
           mykernel(global_id, local_id)
```





How to Handle Dependency?

- 1. Use "in-order" queue, may give up on some parallelism
- Use "out-of-order" queue, need to put event/dependency everywhere
- 3. Use buffers!



Memory management: SYCL innovation

- 1. Buffers encapsulate your data
- 2. Accessors describe how you access those data
- 3. Accessors will be use to perform an optimal scheduling
- 4. Buffer destruction will cause synchronization



Buffer Example


```
#include <CL/sycl.hpp>
    namespace sycl = cl::sycl;
3
    int main(int argc, char **argv) {
4
      const int N= 100;
5
      std::vector<int> A(N);
      svcl::queue Q;
        svcl::buffer bufferA{A}:
        Q.submit([&](sycl::handler &cgh) {
10
           svcl::accessor accessorA{bufferA. cgh.
                                     sycl::write only, sycl::no init};
12
           cgh.parallel for(N, [=](sycl::id<1> idx) { accessorA[idx] = idx;});
13
        });
14
15
      for (size_t i = 0; i < N; i++)
16
        std::cout << "A[ " << i << " ] = " << A[i] << std::endl;
17
18
```

This code will not perform any 'H2D' transfer!

Buffer conclusion

- · alloc/free in C is hard, we invested RAII in C++
- · Handling dependency is hard with USM, we invested SYCL buffer





Interoperability

Please see "Using Interoperability Mode in SYCL 2020" for more info https://www.iwocl.org/iwocl-2022/program

- 1. SYCL Object from Backend Object
- 2. Backend Object from SYCL Object
- 3. Schedule a Backend Specific Command (host task)






Where does the number come from?


- · Data provided by our friends from Codeplay
- · As usual with data, take then with a grain of salt
- · I encourage you to bench your code by yourself
- · And open a Bug if the performance are not good enough! 15

¹⁵And if the same performance bugs exists on some Intel GPU, please contact me directly :)























Conclusion

- 1. For better or worse, SYCL is C++
- 2. Many vendors (Intel, Nvidia, AMD) and hardware (CPU, GPU, FPGA) supported
- Implicit data-movement by default (Buffer / Accessors concepts), but can you USM if preferred
- 4. Good interopt with other programming model
- 5. Competitive Performance



Lot of goods resources online

SYCL 2020 Spec

- https://www.khronos.org/files/sycl/ sycl-2020-reference-guide.pdf
- 2. https://www.khronos.org/registry/SYCL/specs/ sycl-2020/pdf/sycl-2020.pdf

Examples

- 1. https://github.com/alcf-perfengr/sycltrain
- 2. https://github.com/codeplaysoftware/
 computecpp-sdk/tree/master/samples
- 3. https://github.com/jeffhammond/dpcpp-tutorial

Documentations (online and books)

- 1. https://sycl.tech/
- 2. Mastering DPC++ for Programming of Heterogeneous Systems using C++ and SYCL (ISBN 978-1-4842-5574-2)

Q&A

Thank you! Do you have any questions?



Hands-on

```
# Assuming you are alrady theta
git clone https://github.com/alcf-perfengr/sycltrain
# Then read the readme in
cat ./sycltrain/presentation/2021_08_05_ATPESC/README.md
```

