

### SYCL – A gentle Introduction

Thomas Applencourt - apl@anl.gov, Abhishek Bagusetty

Argonne Leadership Computing Facility Argonne National Laboratory 9700 S. Cass Ave Argonne, IL 60349

### Table of contents

- 1. Introduction
- 2. DPCPP ecosystem
- 3. Theory

Context And Queue

Unified Shared Memory

- 4. Kernel Submission
- 5. Buffer innovation
- 6. Conclusion





### What programming model to target Accelerator?

- · CUDA<sup>1</sup> / HIP<sup>2</sup> / OpenCL<sup>3</sup>
- · OpenMP (pragma based)
- Kokkos, raja, OCCA (high level, abstraction layer, academic project)
- SYCL (high level) / DPCPP<sup>4</sup>
- Parallel STL<sup>5</sup>

<sup>&</sup>lt;sup>5</sup>SYCL implementation exist https://github.com/oneapi-src/oneDPL



<sup>&</sup>lt;sup>1</sup>Compute Unified Device Architecture

<sup>&</sup>lt;sup>2</sup>Heterogeneous-Compute Interface

<sup>&</sup>lt;sup>3</sup>Open Computing Language


<sup>&</sup>lt;sup>4</sup>Data Parallel C++

### What is SYCL™?

- 1. Target C++ programmers (template, lambda)
  - · No language extension
  - · No pragmas
  - · No attribute
- 2. Borrow lot of concept from battle tested OpenCL (platform, device, work-group, range)
- 3. Single Source (two compilation pass)
- 4. Implicit or Explicit data-transfer
- SYCL is a Specification developed by the Khronos Group (OpenCL, SPIR, Vulkan, OpenGL)
  - The current stable SYCL specification is SYCL2020



### SYCL Implementation



<sup>&</sup>lt;sup>6</sup>Credit: Khronos groups (https://www.khronos.org/sycl/)



### What is DPCPP?

- · Intel implementation of SYCL
- The name of the SYCL-aware Intel compiler<sup>7</sup> who is packaged with Intel OneAPI SDK.
- Intel SYCL compiler is open source and based on LLVM https://github.com/intel/llvm/. This is what is installed on ThetaGPU, hence the compiler will be named clang++8.

<sup>&</sup>lt;sup>8</sup>I know marketing is confusing...



<sup>&</sup>lt;sup>7</sup>So you don't need to pass *-fsycl* 

### How to install SYCL: Example with Intel implementation

- · Intel implementation work with Intel and NVDIA Hardware
  - 1. Install from source
     https://github.com/intel/llvm/issues
  - 2. Use apt-get
  - 3. Download OneAPI pre-installed binary
  - 4. Ask your sys-admin to install it for you :)



# DPCPP ecosystem

### DPCT: CUDA to DPCPP translator<sup>9</sup>

- 1. This is **not** a CUDA to DPCPP source to source compiler.
- 2. "Tool Assisted Porting"

<sup>//</sup>software.intel.com/content/www/us/en/develop/documentation/
oneapi-programming-guide/top/software-development-process/
migrating-code-to-dpc/migrating-from-cuda-to-dpc.html



<sup>9</sup>https:

### oneMKL<sup>10</sup>

oneMKL interfaces are an open-source implementation of the oneMKL Data Parallel C++ (DPC++) interface according to the oneMKL specification. It works with multiple devices (backends) using device-specific libraries underneath.

https://github.com/oneapi-src/oneMKL

<sup>10</sup> https://software.intel.com/content/www/us/en/develop/tools/ oneapi/components/onemkl.html



### OneDPL<sup>11</sup>

The Intel® oneAPI DPC++ Library is a companion to the Intel® oneAPI DPC++/C++ Compiler and provides an alternative for C++ developers who create heterogeneous applications and solutions. Its APIs are based on familiar standards—C++ STL, Parallel STL (PSTL), Boost.Compute, and SYCL\*—to maximize productivity and performance across CPUs, GPUs, and FPGAs.

<sup>&</sup>lt;sup>11</sup>https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/dpc-library.html






### A picture is worth a thousand words<sup>12</sup>

### **OpenCL Class Diagram**

The figure below describes the OpenCL specification as a class diagram using the Unified Modeling Language¹ (UML) notation. The diagram shows both nodes and edges which are classes and their relationships. As a simplification it shows only classes, and no attributes or operations.





<sup>1</sup>Unified Modeling Language (http://www.uml.org/) is a trademark of Object Management Group (OMG).

<sup>&</sup>lt;sup>12</sup>and this is a UML diagram so maybe more!



### Theory Context And Queue

### (Platform ->) Devices -> Context -> Queue

- 1. (A platform a collection of devices sharing the same backend)
- 2. A context is a bundle of devices used for memory isolation
- 3. A queue use a context and a device to dispatch work or to allocate memory

```
#include <CL/sycl.hpp>
namespace sycl = cl::sycl;

int main() {
    sycl::platform P(sycl::gpu_selector{});
    sycl::device D = P.get_devices(sycl::info::device_type::gpu)[0];
    sycl::context C(D);
    sycl::queue Q(C,D);
}
```



### A note on Difference with CUDA/Hip

- 1. Context are explicit! You need to take care of them
- 2. Contexts are used for memory isolation.
- 3. In particular, a kernel submitted to a queue (Q1) can only access memory that has been allocated in the same context as the one used to create Q1.



### How to create a Queue

### Explicit

```
#include <CL/svcl.hpp>
   namespace sycl = cl::sycl;
3
   int main() {
     sycl::platform P{sycl::gpu_selector{}};
     sycl::device D = P.get_devices(sycl::info::device_type::gpu)[0];
     sycl::context C(D);
     sycl::queue Q(C,D);
   Implicit
   #include <CL/sycl.hpp>
   namespace sycl = cl::sycl;
3
   int main() {
    sycl::queue Q{sycl::gpu selector{}};
   // sycl::device D = Q.get device();
   // sycl::context C = Q.get context();
```



### A note on Queue

- · Queue are out-of-order by default
- Queue submissions is asynchronous<sup>13</sup>

<sup>&</sup>lt;sup>13</sup>Use event to synchronize



Theory
Unified Shared Memory

### **Unified Shared Memory**

All the info here: https://www.khronos.org/registry/SYCL/specs/sycl-2020/html/sycl-2020.html#table.USM.allocation.characteristics

Allocate memory on a device:

- syc1::malloc\_device Only accessible on this device
- sycl::malloc\_shared Accessible on device and on the host<sup>14</sup>

### API:

- sycl::malloc\_device and sycl::malloc\_shared are bound to a Context and a Device
- · Hence to a Queue

<sup>&</sup>lt;sup>14</sup>And possibly on other device too



### Allocation example

### Explicit

```
#include <CL/svcl.hpp>
    namespace sycl = cl::sycl;
    int main() {
      sycl::platform P{sycl::gpu selector{}};
      sycl::device D = P.get devices(sycl::info::device type::gpu)[0];
      sycl::context C(D);
      sycl::queue Q(C,D);
      const int N{1729};
      float *A = sycl::malloc device<float>(N,D,C);
10
11
    Implicit
    #include <CL/svcl.hpp>
    namespace sycl = cl::sycl;
3
    int main() {
     sycl::queue Q{sycl::gpu_selector{}};
     const int N{1729};
     float *A = sycl::malloc device<float>(N,Q);
```



### First Trivia: Problem?

```
#include <CL/sycl.hpp>
    namespace sycl = cl::sycl;
3
    int main() {
     const int N{1729};
5
     sycl::queue Q1{sycl::gpu selector{}};
     float *A = sycl::malloc device<float>(N,Q1);
9
     sycl::queue Q2{sycl::gpu_selector{}};
10
     float *B = sycl::malloc_device<float>(N,Q2);
11
12
     Q1.memcpy(A,B,N*sizeof(float)).wait();
13
14
```



### Fixed, one contex to rule them all!

```
#include <CL/svcl.hpp>
    namespace sycl = cl::sycl;
2
3
    void f implicit(const int N){
4
      sycl::queue Q{sycl::gpu_selector{}}; // One queue == One context
5
      float *A = sycl::malloc device<float>(N,Q);
      float *B = sycl::malloc device<float>(N,Q);
      Q.memcpv(A,B,N*sizeof(float)).wait();
8
9
10
    void f explicit(const int N){
11
      sycl::platform P{sycl::gpu selector{}};
12
      sycl::device D = P.get devices(sycl::info::device type::gpu)[0];
13
      svcl::context C(D):
14
15
      sycl::queue Q1(C,D); // 2 Queues but same context!
16
      float *A = sycl::malloc device<float>(N,Q1);
17
      svcl::queue Q2(C,D);
18
      float *B = sycl::malloc device<float>(N,Q2);
19
      Q1.memcpv(A,B,N*sizeof(float)).wait();
20
21
22
    int main(){
23
      const int N{10}; f explicit(N); f implicit(N);
24
25
```



### Pit-stop summary: Context, queue and USM

- 1. Platform->Devices->Context->Queue
- 2. Unified Shared Memory Allocation



### Parallel for

- 1. Define your kernel (as a functor)
- 2. Use a parallel for + range to submit you kernel to a Queue.

```
#include <CL/sycl.hpp>
#include <numeric>
namespace sycl = cl::sycl;


int main() {
    const int N{1729};
    sycl::queue Q{sycl::gpu_selector{}};
    int *A = sycl::malloc_shared<int>(N,Q);
    Q.parallel_for(N, [=](sycl::item<1> id) { A[id] = id; }).wait();
    assert(std::accumulate(A, A+N, 0.) == N*(N-1)/2);
}
```





### **Submitting Kernel**

- · A kernel is submitted to a Queue
- The kernel is invoked once for each work item 15
- · local work size Work items are grouped into a work group 16
- The total number of all work items is specified by the global work size



<sup>&</sup>lt;sup>15</sup>similar to *MPI\_rank* 

<sup>&</sup>lt;sup>17</sup>Credit The OpenCL Programming Book by Fixstars



<sup>&</sup>lt;sup>16</sup>similar to *pragma omp simdlen/safelen* 

### Implicit Loop: Example!

```
global work size = 24; local work size = 8
   SYCL / OpenCL / CUDA / Hip:
   Q.parallel_for(sycl::nd_range<1>(sycl::range<1>(global_work_size),
1
                                     svcl::range<1>(local work size)),
2
                  kernel):
3
   OpenMP:
   const int group work size = global work size / local work size;
   #pragma omp team distribute
   for (int group id=0; group id++; group id < group work size){</pre>
3
       #pragma omp parallel for simd
       for (local id=0: local id++: local id < local work size) {
           const int global_id = local_id + group_id*local_work_size
           mykernel(global id, local id)
```



## Buffer innovation

### Memory management: SYCL innovation

- 1. Buffers encapsulate your data
- 2. Accessors describe how you access those data
- 3. Buffer destruction will cause synchronization



### **Buffer Example**

```
#include <CL/svcl.hpp>
     namespace sycl = cl::sycl;
 3
     int main(int argc, char **argv) {
       const int N= 100:
 5
       std::vector<int> A(N):
       svcl::queue Q;
         sycl::buffer bufferA{A};
         Q.submit([&](sycl::handler &cgh) {
10
           sycl::accessor accessorA{bufferA, cgh,
11
                                        sycl::write_only, sycl::no_init};
12
           cgh.parallel_for(N, [=](sycl::id<1> idx) { accessorA[idx] = idx;});
13
         });
14
15
       for (size_t i = 0; i < N; i++)
  std::cout << "A[ " << i << " ] = " << A[i] << std::endl;</pre>
16
17
18
```





### Conclusion

- 1. For better or worse, SYCL is C++
- 2. Many vendors (Intel, Nvidia, AMD) and hardware (CPU, GPU, FPGA) supported
- 3. Implicit data-movement by default (Buffer / Accessors concepts)



### Lot of goods resources online

### SYCL 2020 Spec

- https://www.khronos.org/files/sycl/ sycl-2020-reference-guide.pdf
- 2. https://www.khronos.org/registry/SYCL/specs/ sycl-2020/pdf/sycl-2020.pdf

### Examples

- 1. https://github.com/alcf-perfengr/sycltrain
- 2. https://github.com/codeplaysoftware/
  computecpp-sdk/tree/master/samples
- 3. https://github.com/jeffhammond/dpcpp-tutorial

### Documentations (online and books)

- 1. https://sycl.tech/
- 2. Mastering DPC++ for Programming of Heterogeneous Systems using C++ and SYCL (ISBN 978-1-4842-5574-2)

### Q&A

Thank you! Do you have any questions?



### Hands-on

```
# Assuming you are alrady theta
git clone https://github.com/alcf-perfengr/sycltrain
# Then read the readme in
cat ./sycltrain/presentation/2021_08_05_ATPESC/README.md
```

