

# DAILY ASSESSMENT REPORT

Date:	04/06/2020	Name:	Abhishek M Shastry K
Subject:	Digital Design Using HDL	USN:	4AL17EC002
Topic:	1] Hardware modelling using verilog 2] FPGA and ASIC Interview questions	Semester & Section:	6 <sup>th</sup> 'A'
Github Repository:	AbhishekShastry-Courses		

## FORENOON SESSION DETAILS

### Image of session

**Simplistic View of Design Flow**

- Design Idea
- Behavioral Design → Flow Graph, Pseudo Code
- Data Path Design → Bus/Register Structure
- Logic Design → Gate/F-F Netlist
- Physical Design → Transistor Layout
- Manufacturing
- Chip / Board

then physical design where you have transistors, then we go for the last step of manufacturing.

Introduction  
41,568 views • Aug 18, 2017

Hardware Modeling using Verilog  
Computer Science and Engineering - 1 / 42

**Moore's Law**

- Exponential growth
- Design complexity increases rapidly
- Automated tools are essential
- Must follow well-defined design flow

So, Moore's Law as you can see, this has continued to hold and this trend is still

Introduction  
41,568 views • Aug 18, 2017


Hardware Modeling using Verilog  
Computer Science and Engineering - 1 / 42

## Report

### VLSI Design

- Very-large-scale integration (VLSI) is the process of creating an integrated circuit (IC) by combining thousands of transistors into a single chip. VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. The microprocessor is a VLSI device.
- The electronics industry has achieved a phenomenal growth over the last few decades, mainly due to the rapid advances in large scale integration technologies and system design applications. With the advent of very large-scale integration (VLSI) designs, the number of applications of integrated circuits (ICs) in high-performance computing, controls, telecommunications, image and video processing, and consumer electronics has been rising at a very fast pace.
- The current cutting-edge technologies such as high resolution and low bit-rate video and cellular communications provide the end-users a marvellous amount of applications, processing power and portability. This trend is expected to grow rapidly, with very important implications on VLSI design and systems design.

### VLSI Design Flow



The VLSI design cycle starts with a formal specification of a VLSI chip, follows a series of steps, and eventually produces a packaged chip.

**1. System Specification:**

- The first step of any design process is to lay down the specifications of the system. System specification is a high-level representation of the system. The factors to be considered in this process include: performance, functionality, and physical dimensions (size of the die (chip)). The fabrication technology and design techniques are also considered.

**2. Architectural Design:**

- The basic architecture of the system is designed in this step. This includes, such decisions as RISC (Reduced Instruction Set Computer) versus CISC (Complex Instruction Set Computer), number of ALUs, Floating Point units, number and structure of pipelines, and size of caches among others.

**3. Behavioral or Functional Design:**

- In this step, main functional units of the system are identified. This also identifies the interconnect requirements between the units. The area, power, and other parameters of each unit are estimated.
- The behavioral aspects of the system are considered without implementation specific information.

**4. Logic Design:**

- In this step the control flow, word widths, register allocation, arithmetic operations, and logic operations of the design that represent the functional design are derived and tested.
- This description is called Register Transfer Level (RTL) description. RTL is expressed in a Hardware Description Language (HDL), such as VHDL or Verilog. This description can be used in simulation and verification.

**5. Circuit Design:**

- The purpose of circuit design is to develop a circuit representation based on the logic design. The Boolean expressions are converted into a circuit representation by taking into consideration the speed and power requirements of the original design. Circuit Simulation is used to verify the correctness and timing of each component.

## **6. Physical Design:**

- In this step the circuit representation (or netlist) is converted into a geometric representation. As stated earlier, this geometric representation of a circuit is called a layout. Layout is created by converting each logic component (cells, macros, gates, transistors) into a geometric representation (specific shapes in multiple layers), which perform the intended logic function of the corresponding component. Connections between different components are also expressed as geometric patterns typically lines in multiple layers.

## **7. Fabrication:**

- After layout and verification, the design is ready for fabrication. Since layout data is typically sent to fabrication on a tape, the event of release of data is called Tape Out. Layout data is converted (or fractured) into photo-lithographic masks, one for each layer. Masks identify spaces on the wafer, where certain materials need to be deposited, diffused or even removed. Silicon crystals are grown and sliced to produce wafers. Extremely small dimensions of VLSI devices require that the wafers be polished to near perfection. The fabrication process consists of several steps involving deposition, and diffusion of various materials on the wafer. During each step one mask is used. Several dozen masks may be used to complete the fabrication process.

## **8. Packaging, Testing and Debugging:**

- Finally, the wafer is fabricated and diced into individual chips in a fabrication facility. Each chip is then packaged and tested to ensure that it meets all the design specifications and that it functions properly. Chips used in Printed Circuit Boards (PCBs) are packaged in Dual In-line Package (DIP), Pin Grid Array (PGA), Ball Grid Array (BGA), and Quad Flat Package (QFP). Chips used in Multi-Chip Modules (MCM) are not packaged, since MCMs use bare or naked chips.

## **Moore's Law**

- Moore's Law refers to Moore's perception that the number of transistors on a microchip doubles every two years, though the cost of computers is halved. Moore's Law states that we can expect the speed and capability of our computers to increase every couple of years, and we will pay less for them. Another tenet of Moore's Law asserts that this growth is exponential.

## Task (DAY - 4)


Implement a simple T Flipflop and test the module using a compiler.

### Verilog Code:

```
module t_ff (t,q,clk);
input  t,clk;
output reg q = 0;

always @ (posedge clk)
begin
    if (t==1)
        begin
            q=~q;
        end
    else
        begin
            q=q;
        end
    end
end
endmodule
```

### Compiler Output:



Date:	04/06/2020	Name:	Abhishek M Shastry K
Course:	The Python Mega Course: Build 10 Real World Applications	USN:	4AL17EC002
Topic:	1] Application 8: Build a Web-based Financial Graph	Semester & Section:	6 <sup>th</sup> 'A'
Github Repository:	AbhishekShastry-Courses		

## AFTERNOON SESSION DETAILS

### Image of session

The image shows a screenshot of a Udemy course page for 'The Python Mega Course: Build 10 Real World Applications'. The course is by Abhishek M Shastry K, with USN 4AL17EC002. The topic is '1] Application 8: Build a Web-based Financial Graph'. The session is part of the 6th 'A' semester and section.

The screenshot also shows a Jupyter Notebook titled 'Stock\_Analysis' running on a local host. The notebook contains Python code for analyzing stock data using pandas and bokeh. The code includes a function to create a candlestick chart and a function to generate a financial analysis report. The output of the code is displayed in the notebook's output area.

```

p.segment(df.index, df.High, df.index, df.Low, line_color = "black")

p.rect(df.index[df.status == "Increase"], df.Middle[df.status == "Increase"], hours_12,
df.Height[df.status == "Increase"], fill_color = (211,211,211), line_color = "black")

p.rect(df.index[df.status == "Decrease"], df.Middle[df.status == "Decrease"], hours_12,
df.Height[df.status == "Decrease"], fill_color = "#B22222", line_color = "black")

script1, div1 = components(p)
cdn_js = CDN.js_files

#output_file("Financial_Analysis.html")
#show(p)

In [20]: cdn_js
Out[20]: ['https://cdn.pydata.org/bokeh/release/bokeh-1.3.4.min.js',
'https://cdn.pydata.org/bokeh/release/bokeh-widgets-1.3.4.min.js',
'https://cdn.pydata.org/bokeh/release/bokeh-tables-1.3.4.min.js',
'https://cdn.pydata.org/bokeh/release/bokeh-gl-1.3.4.min.js']


In [21]: cdn_js[0] #Javascript Link required for website.
Out[21]: 'https://cdn.pydata.org/bokeh/release/bokeh-1.3.4.min.js'

In [ ]:

```

Visual Studio Code interface showing the development of a web application. The Explorer pane on the left shows the project structure, including files like `app4.py`, `runtime.txt`, `Procfile`, `plot.html`, and `layout.html`. The main editor displays the `app4.py` file, which contains Python code for a Flask application. The code imports `Flask`, `pandas_datareader`, `datetime`, `bokeh.plotting`, and `bokeh.embed`. It defines a `plot()` function that fetches stock data for TCS from Yahoo Finance and generates a Bokeh plot. The application is deployed to Heroku, as shown in the Terminal pane, which displays the deployment status and the URL `https://shastry.herokuapp.com/`.

```
1 from flask import Flask, render_template
2
3 app = Flask(__name__)
4
5 @app.route('/plot/')
6
7 def plot():
8     from pandas_datareader import data
9     import datetime
10    from bokeh.plotting import figure, show, output_file
11    from bokeh.embed import components
12    from bokeh.resources import CDN
13
14    start_time = datetime.datetime(2020,1,1)
15    end_time = datetime.datetime(2020,6,3)
16
17    Company_tickname = "TCS"
18
19    df = data.DataReader(name = Company_tickname, data_source = "yahoo", start = start_time, end = end_time)
20
21    def inc_dec (c, o):
22        if c > o:
23            value = "Increase"
24        elif c < o:
```



## Report

### Application 8: Build a Web-based Financial Graph

- Python script to plot stock market data using bokeh library and deploy the bokeh plot to a live website.
- A ticker symbol or stock symbol is an abbreviation used to uniquely identify publicly traded shares of a particular stock on a particular stock market. A stock symbol may consist of letters, numbers or a combination of both. "Ticker symbol" refers to the symbols that were printed on the ticker tape of a ticker tape machine.
- Some of the examples are:
  - ✓ NYSE (New York Stock Exchange) uses the ticker symbol with 3 letters or few – such as 'NYT' for the New York Times Co. or 'T' for AT&T.
  - ✓ Symbols with 4 or more letters generally denote securities traded on the American stock exchange and NASDAQ.
  - ✓ Those ending in 'X' indicate mutual funds.
  - ✓ There are also certain symbols that denote specific status or type of security say, tickers ending in 'Q' indicate issuers which are under bankruptcy and letter 'Y' denotes security is an ADR.
- Some of the functions used under bokeh library:
  - ✓ It is possible to ask Bokeh to return the individual components of a standalone document for individual embedding using the **components ()** function under **bokeh.embed** module. This function returns a <script> that contains the data for your plot, together with an accompanying <div> tag that the plot view is loaded into. These tags can be used in HTML documents however you like.
  - ✓ The **resources** module provides the Resources class for easily configuring how BokehJS code and CSS resources should be located, loaded, and embedded in Bokeh documents.
  - ✓ Additionally, functions for retrieving Sub resource Integrity hashes for Bokeh JavaScript files are provided here.
  - ✓ Content delivery network (CDN): Load minified BokehJS from CDN.