


# DAILY ASSESSMENT REPORT

Date:	05/06/2020	Name:	Abhishek M Shastry K
Subject:	Digital Design Using HDL	USN:	4AL17EC002
Topic:	1] Verilog Tutorials and practice programs 2] Building/ Demo projects using FPGA	Semester & Section:	6th 'A'
Github Repository:	AbhishekShastry-Courses		

## FORENOON SESSION DETAILS

### Image of session



### N-bit Adder Design in Verilog

The next Verilog/ VHDL project is a **complete co-processor** specially designed for cryptographic applications. The co-processor has standard instructions and dedicated function units specific for security. The co-processor is implemented mainly in VHDL, but the N-bit Adder is designed in Verilog. The Verilog code for the N-bit Adder will be instantiated later in a VHDL design. In next posts, implementations of major modules in the co-processor will be presented. The complete co-processor design and implementation will be presented after every part of the co-processor is posted.

This post presents **Verilog code** for N-bit Adder designed for the co-processor. The Verilog code for N-bit Adder is done by using Structural Modeling.

```
graph LR
    input1[Input1(31:0)] --> a
    input2[Input2(31:0)] --> b
    a --> half_adder[half_adder]
    b --> half_adder
    half_adder -- carry --> carry_out[carry]
    half_adder -- sum --> output[output(31:0)]
```

### Recommended FPGA Courses

For Students or Beginners

**XILINX VIVADO**

Home | FPGA Projects | Verilog Projects | VHDL Projects | FPGA Tutorial | Verilog vs VHDL | About

**BECOME A PATRON**

Join 18,000+ Followers

Subscribe to get upcoming FPGA projects by email

Enter your email address...

**MY RECOMMENDED FPGA COURSE**

**FPGAs**

## Report

### Tasks and Functions in Verilog

- **Tasks** are used in all programming languages, generally known as Procedures or sub routines.
- Many lines of code are enclosed in task.... end task brackets. Data is passed to the task, the processing done, and the result returned to a specified value. They have to be specifically called, with data ins and outs, rather than just wired in to the general netlist. Included in the main body of code they can be called many times, reducing code repetition.
  - ✓ Task is defined in the module in which they are used. it is possible to define task in separate file and use compile directive 'include to include the task in the file which instantiates the task.
  - ✓ Task can include timing delays, like posedge, negedge, # delay and wait.
  - ✓ Task can have any number of inputs and outputs.
  - ✓ The variables declared within the task are local to that task. The order of declaration within the task defines how the variables passed to the task by the caller are used.
  - ✓ Task can take, drive and source global variables, when no local variables are used. When local variables are used, it basically assigned output only at the end of task execution. Task can call another task or function.
  - ✓ Task can be used for modelling both combinational and sequential logic.
  - ✓ A task must be specifically called with a statement, it cannot be used within an expression as a function can.
- **Syntax**
  - ✓ Task begins with keyword task and end's with keyword **endtask**.
  - ✓ Input and output are declared after the keyword task.
  - ✓ Local variables are declared after input and output declaration.
- **Example – Simple Task**

```
1 module simple_task();
2
3 task convert;
4 input [7:0] temp_in;
5 output [7:0] temp_out;
6 begin
7   temp_out = (9/5) * (temp_in + 32)
8 end
9 endtask
10
11 endmodule
```

- A **Verilog HDL function** is same as task, with very little difference, like function cannot drive more than one output, cannot contain delays.
  - ✓ Function is defined in the module in which they are used. it is possible to define function in separate file and use compile directive 'include to include the function in the file which instantiates the task.
  - ✓ Function cannot include timing delays, like posedge, negedge, # delay. Which means that function should be executed in "zero" time delay.
  - ✓ Function can have any number of inputs and but only one output.
  - ✓ The variables declared within the function are local to that function. The order of declaration within the function defines how the variables passed to the function by the caller is used.
  - ✓ Function can take drive and source global variables, when no local variables are used. When local variables are used, it basically assigned output only at the end of function execution.
  - ✓ Function can be used for modelling combinational logic.
  - ✓ Function can call other functions, but cannot call task.
- **Syntax**
  - ✓ Function begins with keyword function and end's with keyword **endfunction**.
  - ✓ Input is declared after the keyword function.

- **Example – Simple Function**

```

1 module simple_function();
2
3 function myfunction;
4 input a, b, c, d;
5 begin
6   myfunction = ((a+b) + (c-d));
7 end
8 endfunction
9
10 endmodule

```

### N-bit Adder Design in Verilog

The N-bit Adder is simply implemented by connecting 1 Half Adder and N-1 Full Adder in series. The Verilog code for N-bit Adder is designed so that the N value can be initialized independently for each instantiation. To do it, the Verilog code for N-bit Adder uses Generate Statement in Verilog to create a chain of full adders for implementing the N-bit Adder.

## Verilog code:

```
// Verilog project: Verilog code for N-bit Adder
// Top Level Verilog code for N-bit Adder using Structural Modeling
module N_bit_adder(input1,input2,answer);
parameter N=32;
input [N-1:0] input1,input2;
output [N-1:0] answer;
wire carry_out;
wire [N-1:0] carry;
genvar i;
generate
for(i=0;i<N;i=i+1)
begin: generate_N_bit_Adder
if(i==0)
half_adder f(input1[0],input2[0],answer[0],carry[0]);
else
full_adder f(input1[i],input2[i],carry[i-1],answer[i],carry[i]);
end
assign carry_out = carry[N-1];
endgenerate
endmodule

// Verilog project: Verilog code for N-bit Adder
// Verilog code for half adder
module half_adder(x,y,s,c);
input x,y;
output s,c;
assign s=x^y;
assign c=x&y;
endmodule // half adder

// Verilog project: Verilog code for N-bit Adder
// Verilog code for full adder
module full_adder(x,y,c_in,s,c_out);
input x,y,c_in;
output s,c_out;
assign s = (x^y) ^ c_in;
assign c_out = (y&c_in) | (x&y) | (x&c_in);
endmodule // full_adder
```

## Compiler Output:

The screenshot shows the Xilinx ISE IDE with the Verilog code for an N-bit adder. The code is as follows:

```
18 // Additional Comments:
19 //
20 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// fpga4student.com: FPGA projects, Verilog projects,
21 // Verilog project: Verilog code for N-bit Adder
22 // Top Level Verilog code for N-bit Adder using Structural Modeling
23 module N_bit_adder(input1,input2,answer);
24     parameter N=32;
25     input [N-1:0] input1,input2;
26     output [N-1:0] answer;
27     wire carry_out;
28     wire [N-1:0] carry;
29     genvar i;
30     generate
31     for(i=0;i<N;i=i+1)
32     begin: generate_N_bit_Adder
33     if(i==0)
34     half_adder f(input1[0],input2[0],answer[0],carry[0]);
35     else
36     full_adder f(input1[i],input2[i],carry[i-1],answer[i],carry[i]);
37     end
38     assign carry_out = carry[N-1];
39     endgenerate
40 endmodule
41
42 // fpga4student.com: FPGA projects, Verilog projects, VHDL projects
43 // Verilog project: Verilog code for N-bit Adder
44 // Verilog code for half adder
```

The left pane shows the project hierarchy with sources for behavioral simulation and processes. The bottom pane shows the simulation console with the message: "This is a Lite version of ISE Simulator. Simulator is doing circuit initialization process. Finished circuit initialization process. run 3000 ns".

The screenshot shows the Xilinx ISE IDE with the simulation results for the N-bit adder. The simulation console shows the message: "Simulator is doing circuit initialization process. Finished circuit initialization process. run 3000 ns".

The simulation results are displayed in a table with the following data:

Signal	0	200	284.5	400	600
input1[31:0]	0	234	100	12	
input2[31:0]	0	3476	400	15111	
answer[31:0]	0	3710	500	15123	

The bottom pane shows the simulation console with the message: "Simulator is doing circuit initialization process. Finished circuit initialization process. run 3000 ns".

## Task (DAY - 5)

Implement a Verilog module to count number of 1's and 0's in a 16-bit number in compiler.

### Verilog Code:


```
module num_zero_ones (
    input [15:0] In,
    output reg [4:0] ones,
    output reg [4:0] zeros);

integer i, o, z;

always @ (In)
begin
    o = 0; //initialize count variable.
    z = 0; //initialize count variable.
    for(i=0;i<16;i=i+1) //check for all the bits.
        if(In[i] == 1'b1) //check if the bit is '1'
            o = o + 1; //if its one, increment the count.
    z = 16-o; //number of zeros.
    ones = o;
    zeros = z;
end

endmodule
```

### Compiler Output:





<b>Date:</b>	<b>05/06/2020</b>	<b>Name:</b>	<b>Abhishek M Shastry K</b>
<b>Course:</b>	<b>The Python Mega Course: Build 10 Real World Applications</b>	<b>USN:</b>	<b>4AL17EC002</b>
<b>Topic:</b>	<b>1] Application 9: Build a Data Collector Web App with PostGreSQL and Flask</b>	<b>Semester &amp; Section:</b>	<b>6<sup>th</sup> 'A'</b>
<b>Github Repository:</b>	<b>AbhishekShastry-Courses</b>		

## AFTERNOON SESSION DETAILS

### Image of session

The screenshot shows the Udemy course interface. On the right, the 'Course content' sidebar lists sections 264 to 276. The main content area displays a 'werkzeug.routing.BuildError' traceback. The error message is: 'werkzeug.routing.BuilderError: Could not find a route for endpoint <function...>. Did you mean 'index' instead?'. The traceback includes file paths and line numbers for the Flask application code.

The screenshot shows the Visual Studio Code editor with the 'app9.py' file open. The code defines a Flask application with a SQLAlchemy database and a 'Data' model. The database is configured with a PostgreSQL URI. The 'Data' model has columns for 'id', 'email', and 'height'. The code also includes a 'send\_mail' function and a 'requirements.txt' file.





## Report

### Application 9: Build a Data Collector Web App with PostgreSQL and Flask

- Python code to build a data collector web application, which collects height data from the user and sends the survey result via e-mail.
- Some of the functions/modules used in this application:
  - ✓ **SQLAlchemy** is the Python SQL toolkit and Object Relational Mapper that gives application developers the full power and flexibility of SQL. It provides a full suite of well-known enterprise-level persistence patterns, designed for efficient and high-performing database access, adapted into a simple and Pythonic domain language.
  - ✓ SQL functions which are known to SQLAlchemy with regards to database-specific rendering, return types and argument behavior. Generic functions are invoked like all SQL functions, using the **func** attribute.
  - ✓ **email.mime** module can create a new object structure by creating Message instances, adding attachments and all the appropriate headers manually. For MIME messages the email package provides some convenient subclasses to make things easier.
  - ✓ The **smtplib** module defines an SMTP client session object that can be used to send mail to any Internet machine with an SMTP or ESMTP listener daemon. For details of SMTP and ESMTP operation, consult RFC 821 (Simple Mail Transfer Protocol) and RFC 1869 (SMTP Service Extensions).
  - ✓ **Extended HELO (EHLO)** is an Extended Simple Mail Transfer Protocol (ESMTP) command sent by an email server to identify itself when connecting to another email server to start the process of sending an email. The EHLO command tells the receiving server it supports extensions compatible with ESMTP.
  - ✓ The **starttls ()** command extends the Transport Layer Security (TLS) protocol in order to encrypt the information transmitted using the TLS protocol. **Starttls ()** is mainly used as a protocol extension for communication by e-mail, based on the protocol's SMTP, IMAP and POP.
- To deploy the application to a live web server, Heroku platform is used and to save the data from the users, database is created in Heroku using credentials.