
# **DAILY ASSESSMENT REPORT**

Date:	05/06/2020	Name:	Abhishek M Shastry K
Subject:	Digital Design Using HDL	USN:	4AL17EC002
Topic:	1] Verilog Tutorials and practice programs 2] Building/ Demo projects using FPGA	Semester & Section:	6 <sup>th</sup> 'A'
Github Repository:	AbhishekShastry-Courses		



### Report

#### **Tasks and Functions in Verilog**

- Tasks are used in all programming languages, generally known as Procedures or sub routines.
- Many lines of code are enclosed in task.... end task brackets. Data is passed to the task, the
  processing done, and the result returned to a specified value. They have to be specifically
  called, with data ins and outs, rather than just wired in to the general netlist. Included in the
  main body of code they can be called many times, reducing code repetition.
  - ✓ Task is defined in the module in which they are used. it is possible to define task in separate file and use compile directive 'include to include the task in the file which instantiates the task.
  - ✓ Task can include timing delays, like posedge, negedge, # delay and wait.
  - ✓ Task can have any number of inputs and outputs.
  - ✓ The variables declared within the task are local to that task. The order of declaration within the task defines how the variables passed to the task by the caller are used.
  - ✓ Task can take, drive and source global variables, when no local variables are used. When local variables are used, it basically assigned output only at the end of task execution.

    Task can call another task or function.
  - ✓ Task can be used for modelling both combinational and sequential logic.
  - ✓ A task must be specifically called with a statement, it cannot be used within an expression as a function can.

#### Syntax

- ✓ Task begins with keyword task and end's with keyword endtask.
- ✓ Input and output are declared after the keyword task.
- ✓ Local variables are declared after input and output declaration.

#### • Example – Simple Task

```
Imodule simple_task();

2

Stask convert;

Input [7:0] temp_in;

Soutput [7:0] temp_out;

Sbegin

temp_out = (9/5) *( temp_in + 32)

Send

Send

Sendtask

10

11
endmodule
```

- A **Verilog HDL function** is same as task, with very little difference, like function cannot drive more than one output, cannot contain delays.
  - ✓ Function is defined in the module in which they are used. it is possible to define function in separate file and use compile directive 'include to include the function in the file which instantiates the task.
  - ✓ Function cannot include timing delays, like posedge, negedge, # delay. Which means that function should be executed in "zero" time delay.
  - ✓ Function can have any number of inputs and but only one output.
  - ✓ The variables declared within the function are local to that function. The order of declaration within the function defines how the variables passed to the function by the caller is used.
  - ✓ Function can take drive and source global variables, when no local variables are used.

    When local variables are used, it basically assigned output only at the end of function execution.
  - ✓ Function can be used for modelling combinational logic.
  - ✓ Function can call other functions, but cannot call task.

#### Syntax

- ✓ Function begins with keyword function and end's with keyword **endfunction**.
- ✓ Input is declared after the keyword function.

#### • Example – Simple Function

```
module simple_function();

function myfunction;
finput a, b, c, d;
fbegin
 myfunction = ((a+b) + (c-d));
fend
fendfunction

g


10endmodule
```

#### N-bit Adder Design in Verilog

The N-bit Adder is simply implemented by connecting 1 Half Adder and N-1 Full Adder in series. The Verilog code for N-bit Adder is designed so that the N value can be initialized independently for each instantiation. To do it, the Verilog code for N-bit Adder uses Generate Statement in Verilog to create a chain of full adders for implementing the N-bit Adder.

## Verilog code:

```
// Verilog project: Verilog code for N-bit Adder
// Top Level Verilog code for N-bit Adder using Structural Modeling
module N bit adder(input1,input2,answer);
parameter N=32;
input [N-1:0] input1,input2;
   output [N-1:0] answer;
  wire carry_out;
 wire [N-1:0] carry;
   genvar i;
  generate
   for(i=0;i<N;i=i+1)
     begin: generate N bit Adder
   if(i==0)
 half adder f(input1[0],input2[0],answer[0],carry[0]);
   else
 full_adder f(input1[i],input2[i],carry[i-1],answer[i],carry[i]);
     end
 assign carry out = carry[N-1];
   endgenerate
endmodule
// Verilog project: Verilog code for N-bit Adder
// Verilog code for half adder
module half adder(x,y,s,c);
   input x,y;
   output s,c;
   assign s=x^y;
   assign c=x&y;
endmodule // half adder
// Verilog project: Verilog code for N-bit Adder
// Verilog code for full adder
module full_adder(x,y,c_in,s,c_out);
   input x,y,c_in;
   output s,c_out;
   assign s = (x^y) ^ c_{in};
   assign c_out = (y\&c_in)|(x\&y)|(x\&c_in);
endmodule // full adder
```




# **Task (DAY - 5)**

Implement a Verilog module to count number of 1's and 0's in a 16-bit number in compiler.


# **Verilog Code:**


```
module num zero ones (
    input [15:0] In,
   output reg [4:0] ones,
   output reg [4:0] zeros);
integer i, o, z;
always @ (In)
begin
   o = 0; //initialize count variable.
    z = 0; //initialize count variable.
   for(i=0;i<16;i=i+1) //check for all the bits.</pre>
        if(In[i] == 1'b1) //check if the bit is '1'
            o = o + 1; //if its one, increment the count.
    z = 16-o; //number of zeros.
   ones = 0;
    zeros = z;
end
endmodule
```

### **Compiler Output:**



Date:	05/06/2020	Name:	Abhishek M Shastry K
Course:	The Python Mega Course: Build 10	USN:	4AL17EC002
	Real World Applications		
Topic:	1] Application 9: Build a Data	Semester &	6 <sup>th</sup> 'A'
	Collector Web App with PostGreSQL	Section:	
	and Flask		
Github	AbhishekShastry-Courses		
Repository:			





### Report

#### Application 9: Build a Data Collector Web App with PostGreSQL and Flask

- Python code to build a data collector web application, which collects height data from the user and sends the survey result via e-mail.
- Some of the functions/modules used in this application:
  - ✓ **SQLAIchemy** is the Python SQL toolkit and Object Relational Mapper that gives application developers the full power and flexibility of SQL. It provides a full suite of well-known enterprise-level persistence patterns, designed for efficient and high-performing database access, adapted into a simple and Pythonic domain language.
  - ✓ SQL functions which are known to SQLAlchemy with regards to database-specific rendering, return types and argument behavior. Generic functions are invoked like all SQL functions, using the **func** attribute.
  - ✓ email.mime module can create a new object structure by creating Message instances, adding attachments and all the appropriate headers manually. For MIME messages the email package provides some convenient subclasses to make things easier.
  - ✓ The smtplib module defines an SMTP client session object that can be used to send
    mail to any Internet machine with an SMTP or ESMTP listener daemon. For details of
    SMTP and ESMTP operation, consult RFC 821 (Simple Mail Transfer Protocol) and RFC
    1869 (SMTP Service Extensions).
  - ✓ **Extended HELO (EHLO)** is an Extended Simple Mail Transfer Protocol (ESMTP) command sent by an email server to identify itself when connecting to another email server to start the process of sending an email. The EHLO command tells the receiving server it supports extensions compatible with ESMTP.
  - ✓ The **starttls ()** command extends the Transport Layer Security (TLS) protocol in order to encrypt the information transmitted using the TLS protocol. **Starttls ()** is mainly used as a protocol extension for communication by e-mail, based on the protocol's SMTP, IMAP and POP.
- To deploy the application to a live web server, Heroku platform is used and to save the data from the users, database is created in Heroku using credentials.