DAILY ASSESSMENT FORMAT

| Date: | 04/06/2020 | Name: | Bindu.N.R |
|--------------------|-----------------------------------|------------|------------|
| Course: | DIGITAL DESIGN USING HDL | USN: | 4AL17EC101 |
| Topic: | Hardware modelling using Verilog | Semester | 6-B |
| | FPGA and ASIC Interview questions | & Section: | |
| Git hub | Bindu-N-R | | |
| Repository: | | | |



Task for Day-4

Implement a simple T Flipflop and test the module using a compiler.

```
Verilog code for t-flipflop:

module tff (  input clk,
        input rstn,
        input t,
        output reg q);

always @ (posedge clk) begin
  if (!rstn)
    q <= 0;
  else
    if (t)
        q <= ~q;
    else
        q <= q;
  end
endmodule</pre>
```

```
Testbench:
module tb;
 reg clk;
 reg rstn;
 reg t;
  tff u0 (.clk(clk),
            .rstn(rstn),
             .t(t),
          .q(q));
  always #5 clk = ~clk;
  initial begin
    {rstn, clk, t} <= 0;
    $monitor ("T=%0t rstn=%0b t=%0d q=%0d", $time, rstn, t, q);
    repeat(2) @ (posedge clk);
    rstn <= 1;
    for (integer i = 0; i < 20; i = i+1) begin
      reg [4:0] dly = $random;
      #(dly) t <= $random;</pre>
    end
  #20 $finish;
```

end endmodule