**DAILY ASSESSMENT FORMAT**

|  |  |  |  |
| --- | --- | --- | --- |
| **Date:** | **02-06-2020** | **Name:** | **Divyashri Bahubali Samajage** |
| **Course:** | **Digital design using HDL** | **USN:** | **4AL17EC031** |
| **Topic:** | **FPGA basics: Architecture, Applications and uses.**  **Verilog HDL Basics by intel.**  **Verilog testbench code to verify the design under test (DUT)** | **Semester & Section:** | **6TH SEM**  **A - SEC** |
| **Github Repository:** | **Divyashri-cource** |  |  |

|  |
| --- |
| **FORENOON SESSION DETAILS** |
|  |
|  |
|  |
|  |
|  |

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Date:** | **02-06-2020** | **Name:** | **Divyashri Bahubali Samajage** | |
| **Course:** | **Python programming** | **USN:** | **4AL17EC031** | |
| **Topic:** | **Interactive Data Visualization with Bokeh.**  **Webscrabing with python beautiful soup.** | **Semester & Section:** | **6TH SEM**  **A- SEC** | |
| **AFTERNOON SESSION DETAILS** | | | |
|  | | | |
|  | | | |