**DAILY ASSESSMENT FORMAT**

|  |  |  |  |
| --- | --- | --- | --- |
| **Date:** | **01/06/2020** | **Name:** | **Divyashri Bahubali Samajage** |
| **Course:** | **Digital design using HDL** | **USN:** | **4al17ec031** |
| **Topic:** | 1. Industry Applications of FPGA 2. FPGA Business Fundamentals 3. FPGA vs ASIC Design Flow 4. FPGA Basics – A Look Under the Hood | **Semester & Section:** | **6th , A sec** |
| **Github Repository:** | **Divyashri-cource** |  |  |

|  |
| --- |
| **FORENOON SESSION DETAILS** |
| **Image of session** |
| **Report – Report can be typed or hand written for up to two pages** |
|  |
|  |
|  |

|  |  |  |  |
| --- | --- | --- | --- |
| **Date:01/06/2020** |  | **Name:** | **Divyashri Bahubali Samajage** |
| **Course: python** |  | **USN:** | **4al17ec031** |
| **Topic: Python for Image and Video Processing with OpenCV**  **Application 6: Build a Webcam Motion Detector** |  | **Semester & Section:** | **6th , Asec** |
| **AFTERNOON SESSION DETAILS** | | | |
| **Image of session** | | | |
| **Report – Report can be typed or hand written for up to two pages** | | | |
| **RPA Certificate:** | | | |