# **DAILY ASSESSMENT REPORT**

Date:	04 June 2020	Name:	Gagan M K
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC032
Topic:	<ul> <li>Hardware modelling using Verilog</li> <li>FPGA and ASIC Interview questions</li> </ul>	Semester & Section:	6 <sup>th</sup> sem & 'A' sec
GitHub Repository:	Alvas-education- foundation/Gagan-Git		



Report – Report can be typed or hand written for up to two pages.

### **Hardware modelling using Verilog:**


- Learnt about the Verilog hardware description language.
- Understood the difference between behavioral and structural design styles.
- Learnt to write test benches and analyze simulation results.
- Learnt to model combinational and sequential circuits.
- Distinguish between good and bad coding practices.
- Case studies with some complex designs.
  - Logic design
    - Generate a netlist of gates/flip-flops or standard cells.
    - A standard cell is a pre-designed circuit module (like gates, flip-flops, multiplexer, etc.) at the layout level.
    - Various logic optimization techniques are used to obtain a cost effective design.
    - There may be conflicting requirements during optimization:
      - · Minimize number of gates.
      - · Minimize number of gate levels (i.e. delay).
      - · Minimize signal transition activities (i.e. dynamic power).
- Physical design and Manufacturing
  - Generate the final layout that can be sent for fabrication.
  - The layout contains a large number of regular geometric shapes corresponding to the different fabrication layers.
  - Alternatively, the final target may be Field Programmable Gate Array (FPGA), where technology mapping from the gate level netlist is used.
    - · Can be programmed in-field.
    - Much greater flexibility, but less speed.

# Other Steps in the Design Flow

- Simulation for verification
  - At various levels: logic level, switch level, circuit level
- · Formal verification
  - Used to verify the designs through formal techniques
- Testability analysis and Test pattern generation
  - Required for testing the manufactured devices

### **FPGA and ASIC Interview questions:**

• Gone through the most frequently asked questions from Verilog in Interviews.




### TASK: Implement a simple T Flipflop and test the module using a compiler.

#### Design:

```
Testbench:
module tb;
  reg clk;
  reg rstn;
  reg t;
  tff u0 ( .clk(clk),
            .rstn(rstn),
            .t(t),
          .q(q));
  always #5 clk = ~clk;
  initial begin
    {rstn, clk, t} <= 0;
    $monitor ("T=%0t rstn=%0b t=%0d q=%0d", $time, rstn, t, q);
    repeat(2) @(posedge clk);
    rstn <= 1;
    for (integer i = 0; i < 20; i = i+1) begin
      reg [4:0] dly = $random;
      #(dly) t <= $random;
    end
  #20 $finish;
  end
endmodule
```

Date:	04 June 2020	Name:	Gagan M K
Course:	The Python Mega Course	USN:	4AL17EC032
Topic:	Application 9: Build a Web-based	Semester	6 <sup>th</sup> sem & 'A' sec
	Financial Graph	& Section:	



Report – Report can be typed or hand written for up to two pages.

## **Web-based Financial Graph:**

- How to Download Datasets with Python.
- Learnt analyzing Stock Market Data.
- Plotting Stock Market Data Candlestick Charts.
- Updating Candlestick Charts with Bokeh Quadrants
- Learnt to plot Candlestick Charts with Bokeh Rectangles
- Creating Candlestick Segments
- Stylizing the obtained Chart
- Learnt the Concept Behind Embedding Bokeh
- Sharing the Charts in a Flask Webpage
- Learnt how to Embed the Bokeh Chart in a Webpage.
- Learnt to Deploy the Chart Website to a Live Server.
- Below shown are the some pictures of graph produced, which are the stocks of Google from 01 Jan 2020 to 30 May 2020 and plotted using Candlestick format.



