
DAILY ASSESSMENT REPORT

Date:	05 June 2020	Name:	Gagan M K
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC032
Topic:	 Verilog Tutorials and practice programs Building/ Demo projects using FPGA 	Semester & Section:	6 th sem & 'A' sec
GitHub Repository:	Alvas-education- foundation/Gagan-Git		



Report – Report can be typed or hand written for up to two pages.

Verilog Tutorials and practice programs:

- Tasks are used in all programming languages, generally known as Procedures or sub routines.
- Many lines of code are enclosed in task.... end task brackets. Data is passed to the task, the
 processing done, and the result returned to a specified value. They have to be
 specifically called, with data ins and outs, rather than just wired in to the general netlist.
 Included in the main body of code they can be called many times, reducing code repetition.
- Task is defined in the module in which they are used. it is possible to define task in separate file and use compile directive 'include to include the task in the file which instantiates the task.
- Task can include timing delays, like posedge, negedge, # delay and wait.
- Task can have any number of inputs and outputs.
- The variables declared within the task are local to that task. The order of declaration within the task defines how the variables passed to the task by the caller are used.
- Task can take, drive and source global variables, when no local variables are used. When local variables are used, it basically assigned output only at the end of task execution.
- Task can call another task or function.
- Task can be used for modelling both combinational and sequential logic.
- A task must be specifically called with a statement, it cannot be used within an expression as a function can
- Simple Function:

```
1module simple_function();
2
3function myfunction;
4input a, b, c, d;
5begin
6  myfunction = ((a+b) + (c-d));
7end
8endfunction
9
10endmodule
```

Building/ Demo projects using FPGA:


```
entity ALU is
generic (
  constant N: natural := 1 -- number of shited or rotated bits
 );
 Port (
 A, B : in STD LOGIC VECTOR(7 downto 0); -- 2 inputs 8-bit
 ALU Sel: in STD LOGIC VECTOR(3 downto 0); -- 1 input 4-bit for selecting function
 ALU_Out : out STD_LOGIC_VECTOR(7 downto 0); -- 1 output 8-bit
 Carryout : out std logic -- Carryout flag
 );
end ALU;
architecture Behavioral of ALU is
signal ALU Result : std logic vector (7 downto 0);
signal tmp: std_logic_vector (8 downto 0);
begin
 process(A,B,ALU Sel)
begin
case(ALU Sel) is
 when "0000" => -- Addition
 ALU Result \leq A + B;
 when "0001" => -- Subtraction
 ALU Result <= A - B;
 when "0010" => -- Multiplication
 ALU Result <= std_logic_vector(to_unsigned((to_integer(unsigned(A)) *
to integer(unsigned(B))),8));
when "0011" => -- Division
 ALU Result <= std logic vector(to unsigned(to integer(unsigned(A)) /
to integer(unsigned(B)),8));
when "0100" => -- Logical shift left
 ALU Result <= std logic vector(unsigned(A) sll N);
 when "0101" => -- Logical shift right
 ALU_Result <= std_logic_vector(unsigned(A) srl N);
when "0110" => -- Rotate left
 ALU Result <= std logic vector(unsigned(A) rol N);
 when "0111" => -- Rotate right
 ALU Result <= std logic vector(unsigned(A) ror N);
 when "1000" => -- Logical and
 ALU Result <= A and B;
 when "1001" => -- Logical or
 ALU Result <= A or B;
 when "1010" => -- Logical xor
 ALU Result <= A xor B;
 when "1011" => -- Logical nor
```


```
ALU Result <= A nor B;
 when "1100" => -- Logical nand
 ALU Result <= A nand B;
 when "1101" => -- Logical xnor
 ALU_Result <= A xnor B;
 when "1110" => -- Greater comparison
 if(A>B) then
  ALU_Result <= x"01";
 else
  ALU Result <= x"00";
 end if;
 when "1111" => -- Equal comparison
 if(A=B) then
  ALU_Result <= x"01";
 else
 ALU_Result <= x"00";
 end if;
 when others => ALU_Result <= A + B;
 end case;
end process;
ALU Out <= ALU Result; -- ALU out
tmp <= ('0' & A) + ('0' & B);
Carryout <= tmp(8); -- Carryout flag
end Behavioral;
Test Bench:
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
use IEEE.std_logic_unsigned.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
ENTITY tb_ALU IS
END tb ALU;
ARCHITECTURE behavior OF tb_ALU IS
  -- Component Declaration for the Unit Under Test (UUT)
  COMPONENT ALU
  PORT(
    A: IN std_logic_vector(7 downto 0);
    B: IN std logic vector(7 downto 0);
```

```
ALU_Sel: IN std_logic_vector(3 downto 0);
    ALU_Out : OUT std_logic_vector(7 downto 0);
    Carryout : OUT std_logic
    );
 END COMPONENT;
   --Inputs
 signal A: std logic vector(7 downto 0) := (others => '0');
 signal B : std_logic_vector(7 downto 0) := (others => '0');
 signal ALU_Sel: std_logic_vector(3 downto 0) := (others => '0');
 --Outputs
 signal ALU_Out : std_logic_vector(7 downto 0);
 signal Carryout : std logic;
signal i:integer;
BEGIN
-- Instantiate the Unit Under Test (UUT)
 uut: ALU PORT MAP (
     A => A,
     B \Rightarrow B,
     ALU_Sel => ALU_Sel,
     ALU Out => ALU Out,
     Carryout => Carryout
    );
 -- Stimulus process
 stim_proc: process
 begin
  -- hold reset state for 100 ns.
  A \le x''0A'';
 B \le x''02'';
 ALU Sel <= x"0";
for i in 0 to 15 loop
 ALU_Sel <= ALU_Sel + x"1";
 wait for 100 ns;
end loop;
   A \leq x"F6";
 B \le x''0A'';
  wait;
 end process;
END;
```

Implement a verilog module to count number of 0's in a 16 bit number in compiler:

```
module num zero ones(
   input [15:0] In,
   output reg [4:0] ones,
   output reg [4:0] zeros);
integer i, o, z;
always@(In)
begin
  o = 0;
                       //initialize count variable.
  z = 0;
                       //initialize count variable.
  for(i=0;i<16;i=i+1) //check for all the bits.
    If(In[i] == 1'b1) //check if the bit is '1'
                      //if its one, increment the count.
        o = o + 1;
     z = 16-o; //number of zeros.
     ones = o;
     zeros = z;
end
endmodule
```





Date:	05 June 2020	Name:	Gagan M K
Course:	The Python Mega Course	USN:	4AL17EC032
Topic:	Application 10: Build a Data	Semester &	6 th sem & 'A' sec
	Collector Web App with	Section:	
	PostGreSQL and Flask		

AFTERNOON SESSION DETAILS Image of session: Your progress v **L** Udemy The Python Mega Course: Build 10 Real World Applications ★ Leave a rating Course content 263. Backend: The PostGreSQL Database Model 18min 264. Backend: Storing User Data to the Database 265. Backend: Emailing Database Values Back to the User O 11min 266. Backend: Sending Statistics to Users **1**6min 267. Deploying the Web Application to a Live Resources > 268. Bonus Lecture: Implementing Download and •)• <a>□ <a>□ 1.5x C 3:35 / 14:52 Upload in your Web App 21min Resources > Overview Bookmarks Announcements Section 33: Application 11: Project Exercise on Building a Geocoder Web Service 0 / 4 | 30min About this course A complete Python course for both beginners and intermediates! Master Python 3 by making 10 $\,$ Section 34: Legacy Exercises amazing Python apps. 0 / 20 | 0min

Report – Report can be typed or hand written for up to two pages.

- Data Collector Web App saw how The Output.
- Used PostGreSQL Database Web App with Flask:
- Making Frontend using HTML.
- Creating Frontend using CSS.
- Backend which is Getting User Input
- Backend: The PostGreSQL Database Model
- Learnt how to Store User Data to the Database
- Backend: Emailing Database Values Back to the User
- Learnt how to Send Statistics to Users
- Deploying the Web Application to a Live Server was shown.
- Bonus Lecture: Implementing Download and Upload in your Web App



The data collected is shown in the below picture.

