
DAILY ASSESSMENT FORMAT

Date:	04-06-2020	Name:	Jagadeesha Hegde
Course:	Logic Design	USN:	4AL17EC036
Topic:	Hardware modelling using Verilog FPGA and ASIC Interview questions	Semester & Section:	6th A-sec
Github Repository:	Jagadeesha-036		

FORENOON SESSION DETAILS

Image of session



Steps in the Design Flow

- · Behavioral design
 - Specify the functionality of the design in terms of its behavior.
 - Various ways of specifying:
 - Boolean expression or truth table.
 - Finite-state machine behavior (e.g. state transition diagram or table).
 - In the form of a high-level algorithm.
 - Needs to be synthesized into more detailed specifications for hardware realization.





Hardware Modeling Using Verilog



Report - Report can be typed or hand written for up to two pages.

VLSI DESIGN PROCESS

- 1. Design complexity increasing rapidly
- 2. CAD tools are essential
- 3. The present trends
- Standardize the design flow
- Emphasis on low power design and increased performance

MOORES LAW

- Exponential growth
- DESIGN complexity increase rapidly

- Automated tools are essential
- · Must follow well defined design flow

VLSI DESIGN FLOW

- Standardize design procedure
- Emphasis many steps
- 1. Specifications
- 2. Synthesis
- 3. Simulation
- 4. Layout
- 5. Testability analysis
- Need to use computer aided design (CAD)Tool

TWO COMPLEXITY HDLS

- VERILOG
- Vhdl

Steps in design flow

- Design idea
- Behavioural design
- Data path design
- Logic design
- Physical design
- Manufacturing
- Chip /board

OTHER STPES IN DESIGN FLOW

- Simulation for verification
- Formal verification
- Testability analysis and test pattern generation


IMPLEMENT A SIMPLE T FLIPFLOP AND TEST THE MODULE USING A COMPILER

Code:

endmodule

```
module tff ( input clk, input rstn, input t, output reg q); always @ (posedge clk) begin if (!rstn) q <= 0; else if (t) \\ q <= \sim q; else q <= q; end
```

Date:	04-06-2020	Name:	Jagadeesha Hegde
Course:	The Python Mega Course	USN:	4AL17EC036
Topic:	Application 9: Build a	Semester &	6th A-sec
	Web-based financial Graph	Section:	
	AFTERNOO	N SESSION DETAI	LS
Image of session	on		



Report - Report can be typed or hand written for up to two pages.

CREATION OF BASIC ENCRYPTION APP

- Practice over loop together
- Create where there are a communication on watusp or let's say telegram or whatever app what's happening in that those communication are encrypted
- Decided to create a encryptic engine to be able to criple let's say conversation

```
def crypted(sentence):

translation =""

for element in sentence:

if element in "Aa":

translation=translation+"1"

elif element in "Bb":

translation = translation + "2"

elif element in "Cc":

translation = translation + "3"

elif element in "Dd":

translation = translation + "4"

elif element in "Ee":

translation = translation + "5"

elif element in "Ff":

translation = translation + "6"
```

```
elif element in "Gg":
    translation = translation +"7"
    elif element in "Hh":
       translation = translation+"8"
       elif element in "II":
           translation = translation +"9"
           elif element in "JJ":
               translation = translation +"!"
                else:
                      translation = translation + element
                      restore translation '
```