

DAILY ASSESSMENT FORMAT

Date:	01-06-2020	Name:	K Muthu
Course:	DIGITAL DESIGN USING HDL	USN:	4al17ec038
Topic:	<ul style="list-style-type: none"> • Industry Applications of FPGA • FPGA Business Fundamentals • FPGA vs ASIC Design Flow • FPGA Basics – A Look Under the Hood 	Semester & Section:	6 & 'A'
Github Repository:	K.Muthu-courses		

FORENOON SESSION DETAILS

Image of session



How Intel FPGAs Enable the Industrial Internet of Things

7.2K views · 3 years ago

 Like
 Dislike
 Share
 Download
 Save



Intel Newsroom
12.2K subscribers

[SUBSCRIBE](#)

Report – Report can be typed or hand written for up to two pag

Industry Applications of FPGA :


- A field-programmable gate array is an integrated circuit designed to be configured by a customer or a designer after manufacturing.
- **Application :**
 - ✓ Automotive
 - ✓ Broadcast
 - ✓ Consumer
 - ✓ Embedded Vision
 - ✓ Medical
 - ✓ Military / Aerospace / Government
 - ✓ Wireless & Wireline

FPGA Business Fundamentals :

- FPGA is usually compared with ASIC & ASSP.
- The main difference between them is FPGA is reprogrammable and others are one time programmable device.




FPGA vs ASIC Design Flow :




FPGA Basics – A Look Under the Hood :

- FPGA Strengths / best suited for ,



- FPGA Weaknesses / not optimal for ,



Core components in FPGA :

- **LUT (Look-Up Table)** – The obvious use of a LUT is as a logic lookup table generally with 4 to 6 inputs and 1 to 2 outputs to specify any logical operation that fits within those bounds. The two common uses of a LUT are,
 - ✓ *LUT as a shift register* – shift registers are very useful for things like delaying the timing of an operation to align the outputs of one algorithm with another.
 - ✓ *LUT as a small memory* – we can configure the LUT logic as a VERY small volatile random-access memory block.
- **FF (Flip-flop)** – Flip-flops store the output of a combinational logic calculation. They can be used to register data every clock cycle, latch data, gate off data, or enable signals.
- **Block Memory** – This memory block is generally on the order of thousands of bits of memory, is configurable in width and depth, and multiple blocks of memory can be chained together to create larger memory elements.
- **Multipliers or DSP blocks** – Some architectures have recognized the utility of digital signal processing taking place, and have taken it a step further with dedicated DSP blocks, which can not only multiply, but add and accumulate as well.
- **I/O (Input/Output)** – FPGAs will include I/O blocks that allow for various voltage standards as well as timing delay elements to help align multiple signals with one another.
- **Clocking and routing** –
 - ✓ An external oscillator is fed into clocking resources that can multiply, divide, and provide phase-shifted versions of your clock to various parts of the FPGA.
 - ✓ Routing resources not only route your clock to various parts of the FPGA, but also your data.

Task : Write a verilog code to implement NAND gate in all different styles.

- Verilog code for NAND gate using gate-level modeling :

```
module NAND_2_gate_level(output Y, input A, B);
    wire Yd;
    and(Yd, A, B);
    not(Y, Yd);
endmodule
```

- Verilog code for NAND gate using data-flow modeling :

```
module NAND_2_data_flow (output Y, input A, B);
    assign Y = ~(A & B);
endmodule
```

- Verilog code for NAND gate using behavioral modeling :

```
module NAND_2_behavioral (output reg Y, input A, B);
    always @ (A or B) begin
        if (A == 1'b1 & B == 1'b1) begin
            Y = 1'b0;
        end
        else
            Y = 1'b1;
    end
endmodule
```

Date: 01-06-2020

Name: K Muthu

Course: Python Bootcamp 2020 build 15
working applications and Games


USN: 4al17ec038

Topic: Smart Calculator

Semester 6 & 'A'
& Section:

AFTERNOON SESSION DETAILS

Image of session



Lectures More

Section 37 - Project-11 Smart calculator

- 344  Introduction to this module
 Video - 00:47 mins
 - 345  Overview of project
 Video - 02:44 mins
 - 346  Front end

Report – Report can be typed or hand written for up to two pages.

Smart Calculator :

- A Smarty calculator game is programmed using TKinter module package of python library.
- Tkinter is the standard GUI library for Python.
- Python when combined with Tkinter provides a fast and easy way to create GUI applications.
- Tkinter provides a powerful object-oriented interface to the Tk GUI toolkit.
- Creating a GUI application using Tkinter is an easy task.
- Steps involved in creating the Smart calculator game are,
 - ✓ Import the Tkinter module.
 - ✓ Create the GUI application main window.
 - ✓ Add the required widgets to the GUI application.
 - ✓ Enter the main event loop to take action against each event triggered by the user.

