
DAILY ASSESSMENT FORMAT

Date:	01-06-2020	Name:	M V Ramya
Course:	logic design	USN:	4AL17EC045
Topic:	industry application of FPGA	Semester & Section:	6th sem, A sec
Github Repository:	M V Ramya-045		

FORENOON SESSION DETAILS				



110612020 Write a verilog code to implement NAND Report in different styles. - FPGA stands for Field Programmable Gute Array. It is an integrated sireuit which can be field programmed to work 1] Grall' level Code :as per the intended during · Automation - luttl FPGA and Soc industrial automation module nand - 2 - gate loutput , 4 , input , A.B); solution enable industrial system designers to reduce costs and time to market significantly for factory autometrion system and (4d. A. B); dusigns not (4,4d); - Embedded vision litel FPGA and soc solutions provided a rapid endmodule. development path with the textibility to adapt evolving challenger and solutions for a wide range of video and 2] Data - Flow lode :intelligent vision application tudustial 10T - lutel FPGA or soc , you can better mid module NAND-2-data flow (output, 4, input, 4, B); evolving standards for your design while increasing anign 4=~ (ASB); performance and scalability demands for mission - critical endmodule. system function. Auditating innection - In 3 minutes, see how later FPGAs enable industry we and laterally Things across a wide 3] Behavioral Modelling code: variety of industry application like industrial automation. smart energy and intelligent vision module NAN-2-behavioral (DIP, 4, ilP, A,B): FPGA is Not suited for high-volume mus production always @ (A or B) while ASIC is suiled for very high -volume muce production. begin - Analog duign are not possible with FPGA'S but Asiles un if (A = = 1'b1 & B = = 1'b1) begin have complete analog circuity, for exp wifi transcrive. 4 = 1'bo; · FPGA's are highly suited for applications such as Reduces, else Cell phone Bash station it while ASICO are definitely 4=1'b1; not suited for application areas where the design might Lud reed to be upgraded frequently

Date:01june2020 Name: MV Ramya

Course: python USN:4AL17EC045

Topic: build a Semester & 6th sem Asec


webcam motion Section:


detector

AFTERNOON SESSION DETAILS



Image of sessio







M V Ramya

is here by awarded the certificate of achievement for the successful completion of

Step into Robotic Process Automation

during GUVI's RPA SKILL-A-THON 2020

Valid certificate ID 67Q8M71Rs97FA90595

Verified certificate issue on June 1 2020

S.P.Balamurugan

Co-founder, CEO

In association with



Varify cartificate at www.guvi.in/certificate?id=67Q8M7lRs97FA90595