

Poojary Suchmita Shrinivas

HAL16EC046

6B.-1/6/2020

Digital design HDL

\* Diff hardware are like signs...

- 1) ASIC (Application specific Integrated ckt.)
- 2) ASSP (Application specific standard product)
- 3) FPGA (Field programmable gate array)

\* FPGA?

→ An FPGA is a digital, configurable ASIC. I say mostly because there are analog & mixed-signal aspects to modern FPGAs. For ex:- some have A/D converters & PLLs. I put re-in parenthesis because there are actually one-time-programmable FPGAs where once you configure them, that's it, never



## \* FPGA Basics - A look under Hood:

- The main underlying technology options are SAAM-based flash & anti fuse.

→ strengths:- parallel proc.

- High data - to - clk - rate - ratio.

→ Weaknesses:-

- Complex calculations interfere

- Sorting / searching.

- floating point arithmetic.

- Very low power, low cost.

→ FPGA is a synchronous - device.

→ Core components - look up table, flip flop, Block memory, multipliers or DSP blocks, I/O, clocking & routing

## \* Task for Day-1

- Write a verilog code to implement NAND gate in all diff styles.

1) Gate-level modeling

```
module NAND_2 (output Y, input A,B);
```

```
  wire Yd;
```

```
  and (Yd, A,B);
```

```
  not (Y, Yd);
```

```
endmodule;
```

2) Data flow modeling

```
module NAND_2 (output Y, input A,B);
```

```
  assign Y = ~(A & B);
```



2) Behavioral modeling

```
module NANA (output reg Y, input A, B);
```

```
always @ (A or B) begin
```

```
    if (A == 1'b1 & B == 1'b1) begin
```

```
        Y = 1'b0;
```

```
    end
```

```
    else
```

```
        Y = 1'b1;
```

```
end
```

```
endmodule
```



## Application 6:

Build a webcam motion detector.

- Detect in web-com objects:

```
import cv2, time
```

```
first_frame = None
```

```
video = cv2.VideoCapture(0)
```

```
while True:
```

```
    check, frame = video.read()
```

```
    gray = cv2.cvtColor(frame, cv2.COLOR-  
                                BGR2GRAY)
```

```
    gray = cv2.GaussianBlur(gray, (21, 21), 0)
```

```
    if first_frame is None:
```

```
        first_frame = gray
```

```
        continue
```

```
    delta_frame = cv2.absdiff(first_frame, gray)
```

```
    thresh_frame = cv2.threshold(delta_frame, 30, 255,  
                                cv2.THRESH_BINARY)[1]
```

```
    thresh_frame = cv2.dilate(thresh_frame, None,
```

```
                             iterations=2)
```

```
    cnts = cv2.findContours(thresh_frame.copy(),  
                            cv2.RETR_EXTERNAL, cv2.CHAIN-  
                            APPROX_SIMPLE)
```

```
    for contour in cnts:
```

```
        if cv2.contourArea(contour) < 1000:
```

```
            continue
```



$(x, y, w, h) = \text{cv2.boundingRect}(\text{contour})$   
 $\text{cv2.rectangle}(\text{frame}, (x, y), (x+w, y+h), (0, 255, 0), 3)$

$\text{cv2.imshow}(\text{"Gray Frame"}, \text{gray})$

$\text{cv2.imshow}(\text{"Delta Frame"}, \text{thresh\_frame})$

$\text{cv2.imshow}(\text{"Color frame"}, \text{frame})$

$\text{key} = \text{cv2.waitKey}(1)$



**Sushmita Poojary**

is here by awarded the certificate of achievement for  
the successful completion of

**Step into Robotic Process Automation**

during GUVI's RPA **SKILL-A-THON** 2020



S.P. Balamurugan

Co-founder, CEO

Valid certificate ID: G150V000070GUVI0000

Valid certificate till: 31st June 2020

Verify certificate at: [www.guvi.in/verify/certificate?id=G150V000070GUVI0000](https://www.guvi.in/verify/certificate?id=G150V000070GUVI0000)

In association with

