

05-06-2020

HDL

Poojary. Sushmita. S.

4A116EC046

6th sem B.

verilog Tutorial

verilog is a Hardware description language (HDL) which is used to describe a digital system.

Design Methodologies \rightarrow Top-down and Bottom-up,

Abstraction levels of verilog:-

Behavioral level, Register-Transfer level, gate level.

various stages of ASIC / FPGA.

specification, High level design, Macro

Design / Low level design, RTL coding

Simulation, synthesis, place & Route

Post SI validation

code-

Module hello-world

Initial begin,

\$display ("Hello world");

10 \$finish;

end.


```

end fpga_adder;
architecture structural of fpga_adder is
    signal tmp1, tmp2, tmp3; std; logic;
begin
    tmp1 <= A xor B;
    tmp2 <= A and B;
    tmp3 <= tmp1 and 0;
    co <= tmp2 or tmp3;
    S <= tmp1 xor 0;
end structural;

```

* Implement a verilog Module to count the number of 0's in a 16 bit number in computer.

```

Module num_zeroes(input [15:0] A, output
    reg [4:0] zero);
in logic;
always @ (A)
begin
    zeroes = 0;
    for (i = 0; i < 16; i = i + 1)
        if (A[i] == 1'b0)
            zeroes = zeroes + 1;
    end
endmodule;

```


Poojary. Sushmita.S.

HALICEC046.

GB.

05-6-2020

Python.

* Application - 10: Build a data collector web app with postgresql and Flask

• Postgresql database web app with Flask step.

- Develop a HTML code for generating a webpage.

- Backend & frontend is developed.

- frontend sends the data to backend.

• FRONTEND → HTML

```
<!DOCTYPE html>
```

```
<html lang = "en">
```

```
<title> Data collector app </title>
```

```
<head>
```

```
<link href = "/static/main.css" rel =
```

```
</head>
```

```
"stylesheet">
```

```
<body>
```

```
<div class = "container">
```

```
<h1> collecting height </h1>
```

```
<h2> Please fill the entries to get  
population statistics of height </h2>
```

```
<form action = "success.html" method =
```

```
<input type = "text" value = "your email address" type =
```



```

name="email" name="required"></div>
<input title="your data will be safe
with us" place holder="
= enter height in cm" type="number" min
max="300", name="height_name"></div>
<button type="submit"> submit </button>
</form>
</div>
</body>
</html>

```

Backend: getting user input
 from flask import Flask, render_template, request,
 app = Flask(__name__)

- Verilog HDL abstraction levels-
Behavioural Models
RTL Models.
Structural Models

* Building Demo projects using FPGA.

- FPGAs are nothing but logic blocks and interconnects that can be programmed by Hardware description languages (Verilog HDL, VHDL) to perform different complex functions.

- Verilog code for Adder on FPGA-
Module fpga_adder (input A, B, C,
output S, co)

```

    wire tmp1, tmp2, tmp3;
    xor u1 (tmp1, A, B);
    and u2 (tmp2, A, B);
    and u3 (tmp3, tmp1, C);
    xor u4 (co, tmp2, tmp3);
    xor u5 (S, tmp1, C);
endmodule

```

```

library ieee;
use ieee.std_logic_1164.all;
entity fpga_adder is
    port (A, B, C: in std_logic;
          S, co: out std_logic);

```