
DAILY ASSESSMENT FORMAT

Date:	03/06/2020	Name:	Prajwal Kamagethi Chakravarti P L	
Course:	Python	USN:	4AL17EC073	
Topic:	 Application 7: Scrape Real Estate Property Data from the Web 	Semester & Section:	6 & B	
Github Repository:	https://github.com/alvas- education-foundation/Prajwal- Kamagethi.git			



Report – Report can be typed or hand written for up to two pages.

Web scraping is used to collect large information from websites. But why does someone have to collect such large data from websites? To know about this, let's look at the applications of web scraping:


- Price Comparison: Services such as ParseHub use web scraping to collect data from online shopping websites and use it to compare the prices of products.
- Email address gathering: Many companies that use email as a medium for marketing, use web scraping to collect email ID and then send bulk emails.
- Social Media Scraping: Web scraping is used to collect data from Social Media websites such as Twitter to find out what's trending.
- Research and Development: Web scraping is used to collect a large set of data (Statistics, General Information, Temperature, etc.) from websites, which are analyzed and used to carry out Surveys or for R&D.
- Job listings: Details regarding job openings, interviews are collected from different websites and then
 listed in one place so that it is easily accessible to the user.
- In this section we were taught how to scrap data from a real estate website.


Why Python for Web Scraping?

- Ease of Use: Python is simple to code. You do not have to add semi-colons ";" or curly-braces "{}" anywhere. This makes it less messy and easy to use.
- Large Collection of Libraries: Python has a huge collection of libraries such
 as <u>Numpy</u>, <u>Matlplotlib</u>, <u>Pandas</u> etc., which provides methods and services for various purposes. Hence,
 it is suitable for web scraping and for further manipulation of extracted data.
- Dynamically typed: In Python, you don't have to define datatypes for variables, you can directly use the variables wherever required. This saves time and makes your job faster.
- Easily Understandable Syntax: Python syntax is easily understandable mainly because reading a
 Python code is very similar to reading a statement in English. It is expressive and easily readable, and
 the indentation used in Python also helps the user to differentiate between different scope/blocks in
 the code.
- Small code, large task: Web scraping is used to save time. But what's the use if you spend more time
 writing the code? Well, you don't have to. In Python, you can write small codes to do large tasks.
 Hence, you save time even while writing the code.
- Community: What if you get stuck while writing the code? You don't have to worry. Python
 community has one of the biggest and most active communities, where you can seek help from.

Date:	03-06-2020	Name:	Prajwal Kamagethi Chakravarti P L	
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC073	
Topic:	 EDA Playground Online complier EDA Playground Tutorial Demo Video How to Download And Install Xilinx Vivado Design Suite Vivado Design Suite for implementation of HDL code 	Semester & Section:	6 [™] & B	
Github Repository:	https://github.com/alvas-education- foundation/Prajwal-Kamagethi.git			

Image of the session:





Report:

Z: out STD LOGIC

- In today's session we noted how to use a EDA Playground Online complier
- EDA Playground Tutorial Demo Video helped us in getting familiarized with the tool.
- How to Download And Install Xilinx Vivado Design Suite and Vivado Design Suite for implementation of HDL code video taught us how to download and use the Xilinx to implement Verilog code.

Implement 4 to 1 MUX using two 2 to 1 MUX using structural modelling style and test the module in online/offline compiler.

```
Code:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux2_1 is
port(A,B : in STD_LOGIC;
S: in STD LOGIC;
Z: out STD_LOGIC);
end mux2_1;
architecture Behavioral of mux2_1 is
begin
process (A,B,S) is
begin
if (S ='0') then
Z <= A;
else
Z <= B;
end if;
end process;
end Behavioral;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux4_1 is
port(
A,B,C,D: in STD_LOGIC;
S0,S1: in STD LOGIC;
```

```
end mux4_1;
architecture Behavioral of mux4 1 is
component mux2_1
port( A,B : in STD_LOGIC;
S: in STD_LOGIC;
Z: out STD_LOGIC);
end component;
signal temp1, temp2: std logic;
begin
m1: mux2_1 port map(A,B,S0,temp1);
m2: mux2_1 port map(C,D,S0,temp2);
m3: mux2_1 port map(temp1,temp2,S1,Z);
end Behavioral;
Output:
```

