


Date:	05-06-2020	Name:	Rajeshwari Gadagi
Course:	HDL	USN:	4AL17EC076
Topic:	Verilog tutorial,demo projects,task	Semester and section:	6 <sup>th</sup> sem and B sec






The traditional method of electronic design is bottom-up. Each design is performed at the gate-level using the standard gates ( Refer to the Digital Section for more details) With increasing

❖ Bottom-Up Design





#	Verilog Sudocial
	He Verilag is a Hardware description language (HDL)
1	WILLIAM IN COLUMN O STATE OF Y
	TOTAL TOTAL CONTRACTOR OF THE PROPERTY OF THE
•	Abstraction levels of Verilog:
	Senautora lovel Register reference las las
•	Various Stages of ASTC/FPGA.
	Epecification, High level design, Micro Design/Low Lovel design, RTL Coding, Simulation, Synthesis, Place & Route Post SI Validation
	design RTL (oding Simulation & It is an I low level
	Post SI Validation
•	Code -
	module hello-world
	Snitial begin
	#display ("Hello world");
	#10 \$ Linish;
	end,
	eadmodule
100	
	Verilog language has true primary data types -
2	Nots - Represents structural connections Between
	· components
	Registers - Represents unriables used to store data
	Total variousles toste in store date
•	Verilog HDL Abstraction Levels -
	Behavioral Models
14	RTL Models
	Edructural Models

Building / Demo projects Maing FRGA
· FPGAS are nothing But Ingis Blacks and interconnects
that can be programmable by Hardware description
Languages (Verilog HDL/VHDL) to perform different
N. Sl. and J. M. A. C.
Verilog code for Addr on FPGA -
module foga adder (input A. B. Ci, output s. co).
wire temps, tmp2, tmp3;
ace us (tmps, A, B);
and us (tmps, A, B);
and U3 (Imp3, Imp1, Ci):
ок ич Ссо, Imp2, tmp3);
xxx us (s, tmp1, Ci);
endmodule
The second secon
library jece;
use jee. std logic 1164. all;
entity fpga adder is
poet (A. B. Ci: in std logic;
S. Co: out std logic?
ond Apga adder
architecture structural of ppga adder is
signal trop1, trop2, trop3: std logic;
Begin
tmp   < = A xot B;
Imp 2 < = A and B
tmp3 <= tmp1 and Ci:
Co <= tmp2 of tmp3;
5 <= tmp 1 xcx Ci;
end structural;

O's in a 16-bit number in Compiler
module num_zerces (input [16:0] A, output eiglu:0] zerces)
entèges i : always @ (A)
Begin.
geεαes = 0; /αε (i = 0; i < 16; i = i + 1)
1/2 A[i] == 1'bo
gestoes = yestoes +);
end

Date:	05-06-2020	Name:	Rajeshwari Gadagi
Course:	Python programming	USN:	4AL17EC076
Topic:	Application 10:build a data collector web app with PostgreSQL and flask.	Semester and section:	6 <sup>th</sup> sem and B sec

PO81	greeSQL and Flash.
0 1	2 3 km s 2 may 14 2 mg
	gee SQL Database web App with Flash; Step
Deu	elop a HTML code for generating a webpage
Bac	kend & frontend is developed
Hor	dend sends the data to backend
	TO YOUR LA
	NTEND → HTML
	DOCTYPE html>
	Ind long = "en">
	tile> Data Collector App
< h	ead >
<1	ink heep= " / static I main . cs s " tel = "stylesheet">
< /	head >
	ody>
<d< td=""><td>iv class = "container"&gt;</td></d<>	iv class = "container">
	1> collecting height
<h< td=""><td>3&gt; Please fill the entries to get population statistics</td></h<>	3> Please fill the entries to get population statistics
	of height
XH	otm adien = "success, hlm" nothed = "POST">
/in	sput tittle = "Your email will be safe with us", place
	halde = "Enter your email addiess" type = "email
	name = "email_namo" required > < b2>
Linn	name = "email_name" required > < 52> uith us "placebodder title = "your data will be safe with us "placebodder
. 1	= enter height is cm" type = "number" mis = "50"
	mox = "300", name = "reight_name" < br >
bud	on type = "submit" > Submit < / button>
C1/50	tm>
< I di	
(100	
	m/>