

# REPORT ON VLSI

Date:	12/06/2020	Name:	SAFIYA BANU
Course:	VLSI	USN:	4AL16EC061
Topic:	CMOS INVERTER BASICS	Semester & Section:	8 <sup>TH</sup> B
Github Repository:	Safiya-Courses		

The image shows a handwritten slide with the following content:

- Analog**:  $a_s(t) = a \sin \omega t$ . Below this is a sine wave labeled  $a_o(t)$  and the word **CMOS**.
- Digital**:  $\begin{cases} 0 \text{ ---} \\ 1 \text{ ---} \end{cases}$
- MOSFETs**:
  - 0  $\rightarrow$  Earth/GND
  - 1  $\rightarrow$   $V_{DD}$
- A diagram shows two MOSFETs in series. The top one is labeled **ON** and the bottom one is labeled **OFF**. To the right, a logic symbol for an inverter is shown with input **0** and output **1**, labeled **ON**.
- Below the MOSFETs:  $\begin{cases} \text{NMOS} \rightarrow e^- \text{ charge carrier} \\ \text{PMOS} \rightarrow \text{holes} \end{cases}$

At the bottom of the slide, there is a footer with the IT ROOZE logo, the text "NPTEL ONLINE CERTIFICATION COURSE", and the page number "20".

## MOSFET as a Switch

$$\tau = RC$$

- Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) can be considered as a switch which operates with proper biasing.

- This helps to give many answers itself-

1. For what value of gate voltage device will turn ON (threshold voltage)?

2. What is the resistance between source and drain when device is ON (OFF)?

3. What limits the speed of the device?




Figure : MOS device Schematic



NPTEL ONLINE  
CERTIFICATION COURSE

3

a CMOS circuit is composed of two MOSFETs. The top FET (MP) is a PMOS type device while the bottom FET (MN) is an NMOS type. The body effect is not present in either device since the body of each device is directly connected to the device's source. Both gates are connected to the input line. The output line connects to the drains of both FETs.

Take a look at the VTC in Figure 2. The curve represents the output voltage taken from node 3. You can easily see that the CMOS circuit functions as an inverter by noting that when  $V_{IN}$  is five volts,  $V_{OUT}$  is zero, and vice versa. Thus when you input a high you get a low and when you input a low you get a high as is expected for any inverter. You might be wondering what happens in the middle, transition area of the curve. You might also be curious as to what modes of operation the MOSFETs are in. We will look at these issues next.




Figure 1: CMOS

Inverter




Figure 2: Basic Voltage Transfer Characteristic

Figure 3 shows a more detailed VTC. Before we begin our analysis it is important to mention three items.

- The MOSFETS must be perfectly matched for optimum operation, that is, they must have the same threshold voltage magnitude and conduction parameter.
- The drain current ( $I_D$ ) through the NMOS device equals the drain current through the PMOS device at all times. MOSFET gates have a high input impedance and we assume the circuit's output sees no significant loading.
- $V_{DD}$  equals the voltage across the PMOS plus the voltage across the NMOS by KVL.




Figure 3: VTC with Input Signal

### Region I

First we focus our attention on **region I**. In this case when we apply an input voltage between 0 and  $V_{TN}$ . The PMOS device is on since a low voltage is being applied to it. The NMOS is already negative enough and has no use for more free electrons so it refuses to conduct and turns into a large resistor. Since the NMOS device is on vacation, there is no current flow through either device.  $V_{DD}$  is available at the  $V_o$  terminal since no current is going through the PMOS device and thus no voltage is being dropped across it.

The PMOS device is forward biased ( $V_{SG} > -V_{TP}$ ) and therefore on. This MOSFET is in the linear region ( $V_{SD} \leq V_{SG} + V_{TP} = V_{DD} - V_o + V_{TP}$ ).

The NMOS device is cut off since the input voltage is below  $V_{TN}$  ( $V_i = V_{GS} < V_{TN}$ ).

The power dissipation is zero.

### Region II

Here we raise the input voltage above  $V_{TN}$ . We find that the PMOS device remains in the linear region since it still has adequate forward bias. The NMOS turns on and jumps immediately into saturation since it still has a relatively large  $V_{DS}$  across it.

- The PMOS device is in the linear region ( $V_{SD} \leq V_{SG} + V_{TP}$ ).
- The NMOS device is in the saturation region ( $V_i = V_{DS} \geq V_{GS} - V_{TN} = V_o - V_{TN}$ ).
- Current now flows through both devices. Power dissipation is no longer zero.

The maximum allowable input voltage at the low logic state (**V<sub>IL</sub>**) occurs in this region. V<sub>IL</sub> is the value of V<sub>i</sub> at the point where the slope of the VTC is -1. Put another way, V<sub>IL</sub> occurs at  $(dV_o/dV_i) = -1$ .

### **Region III**

In the middle of this region there exists a point where  $V_i = V_o$ . We label this point V<sub>M</sub> and identify it as the gate threshold voltage. The voltage dropped across the NMOS device equals the voltage dropped across the PMOS device when the input voltage is V<sub>M</sub>. For a very short time, both devices see enough forward bias voltage to drive them to saturation.

- The PMOS device is in the saturation region ( $V_{SD} \geq V_{SG} + V_{TP} = V_{DD} - V_o + V_{TP}$ ).
- The NMOS device is in the saturation region ( $V_{DS} \geq V_{GS} - V_{TN} = V_o - V_{TN}$ ).
- Power dissipation reaches a peak in this region, namely at where  $V_M = V_i = V_o$ .

### **Region IV**

Region IV occurs between an input voltage slightly higher than V<sub>M</sub> but lower than V<sub>DD</sub> - V<sub>TP</sub>. Now the NMOS device is conducting in the linear region, dropping a low voltage across V<sub>DS</sub>. Since V<sub>DS</sub> is relatively low, the PMOS device must pick up the tab and drop the rest of the voltage (V<sub>DD</sub> - V<sub>DS</sub>) across its V<sub>SD</sub> junction. This, in turn, drives the PMOS into saturation. This region is effectively the reverse of region II.

- The PMOS device is in the saturation region ( $V_{SD} \geq V_{SG} + V_{TP} = V_{DD} - V_o + V_{TP}$ ).
- The NMOS device is forward biased ( $V_i = V_{GS} > V_{TN}$ ) and therefore on. This MOSFET is in the linear region ( $V_i = V_{DS} \leq V_{GS} - V_{TN} = V_o - V_{TN}$ ).

The minimum allowable input voltage at the logic high state (**V<sub>IH</sub>**) occurs in this region. V<sub>IH</sub> occurs at the point where the slope of the VTC is -1 ( $dV_o/dV_i = -1$ ).

### **Region V**

The NMOS wants to conduct but its drain current is severely limited due to the PMOS device only letting through a tiny leakage current. The PMOS is out to lunch since it is seeing a positive drive but it is already positive enough and has no use for more. This drain current let through by the PMOS is too small to matter in most practical cases so we let  $I_D = 0$ . With this information we can conclude that  $V_{DS} = V_o = 0$  V for the NMOS since no current is going through the device. We have, in effect, sent in V<sub>DD</sub> and found the inverter's output to be zero volts. **For CMOS inverters,**

**$V_{OH}=V_{DD}$ .**  $V_{OL}$  is defined to be the output voltage of the inverter at an input voltage of  $V_{OH}$ . We have just proven that  **$V_{OL}=0$ .**

- The PMOS device is cut off when the input is at  $V_{DD}$  ( $V_{SG}=0$  V).

- The NMOS device is forward biased ( $V_i=V_{GS} > V_{TN}$ ) and therefore on. This MOSFET is in the linear region ( $V_i=V_{DS} \leq V_{GS}-V_{TN}$ ).

- The total power dissipation is zero just as in region I.

-