

<b>Date:</b>	<b>03/6/2020</b>	<b>Name:</b>	<b>SAFIYA BANU</b>
<b>Course:</b>	<b>DIGITAL DESIGN USING HDL</b>	<b>USN:</b>	<b>4AL16EC061</b>
<b>Topic:</b>	<b>EDA Playground Online complier EDA Playground Tutorial Demo Video How to Download And Install Xilinx Vivado Design Suite</b>	<b>Semester &amp; Section:</b>	<b>8<sup>th</sup> , B</b>
<b>Github Repository:</b>	<b>Safiya-Courses</b>		



EDA Playground

top\_level.png (PNG Image, 800 x 600 ...)

www.edaplayground.com/home

Run Save About

Apps Victor Lyuboslavsky

New EPWave Wave Viewer

Languages & Libraries

Testbench • Design

Verilog/SystemVerilog

UVM / OVM

None

Other Libraries

None

OVL 2.7

SVUnit 2.5

Tools & Simulators

Icarus Verilog 0.9.7

Compile & Run Options

-Wall

Run Options

Open EPWave after run

Details

Name

Description

Public

Examples

Verilog

OVL

Python + Verilog

Python MyHDL

SVUnit

Created and maintained by Victor EDA.

rackspace

Code your testbench here


Verilog/VeriTestbench


```



1 // Toggle Flip Flop
2 module tff (q, clk, reset);
3
4   output reg q;
5   input clk, reset;
6
7   always @(posedge reset or posedge clk) begin
8     if (reset) begin
9       q <= 1'b0;
10    end else begin
11      q <= ~q;
12    end
13  end
14 endmodule
15
16 module ripple_carry_counter (q, clk, reset);
17
18   output [3:0] q;
19   input clk, reset;
20
21   tff tff0(q[0], clk, reset);
22   tff tff1(q[1], q[0], reset);
23   tff tff2(q[2], q[1], reset);
24   tff tff3(q[3], q[2], reset);
25 endmodule

```

Results







EDA playground

Run Save Copy Follow @EDAPlayground on Twitter

Collaborate Beta Forum ? Xian Kai Ng

Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

None

OV/L 2.8.1

SVUnit 2.11

☐ Enable TL-Verilog

☐ Enable Easier UVM

Tools & Simulators

Icarus Verilog 0.9.7

Compile & Run Options

-Wall

Run Options

☐ Open EPWave after run

☐ Download files after run

Examples

VHDL

Verilog/SystemVerilog

UVM

EasierUVM

SVAUnit

testbench.sv

```
1 // Code your testbench here
2 // or browse Examples
3 timescale 1ns/1ps
4
5 module testbench();
6
7     reg a1;
8     wire y1;
9
10    |
11
12 endmodule
```

design.sv

```
1 // Code your design here
2 module inverter(a, y);
3     input a;
4     output y;
5     assign y = ~a;
6 endmodule
```

Log Share

```
[2017-07-05 19:52:50 EDT] iverilog '-wall' design.sv testbench.sv && unbuffer vsp a.out
No top level modules, and no -s option.
Exit code expected: 0, received: 1
Done
```

EDA playground

Run Save\* Copy\*

Follow @EDAPlayground on Twitter

Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

None

OVL 2.8.1

SVUnit 2.11

☐ Enable TL-Verilog

☐ Enable Easier UVM

Tools & Simulators

Icarus Verilog 0.9.7

Compile & Run Options

-Wall

Run Options

☐ Open EPWave after run

☐ Download files after run

Examples

VHDL

testbench.sv

```
1 // Code your testbench here
2 // or browse Examples
3 timescale 1ns / 1ps
4
5 module testbench();
6
7     reg a1;
8     wire y1;
9     inverter inv1(y1,a1);
10
11     initial begin
12         a1 = 1'b1;
13         $display("a=%b",a1);
14         #1
15         $display("y=%b",y1);
16     end
17
18 endmodule
```

Log

Share

[2017-07-05 19:49:11 EDT] iverilog -wall design.sv testbench.sv

testbench.sv:3: warning: Some modules have no timescale. This m

testbench.sv:3: : confusing timing results. Affected mo

testbench.sv:3: : -- module inverter declared here: de

OBS Studio 19.0.2 (64b...

---

--