


## **REPORT ON VLSI**

<b>Date:</b>	<b>9/06/2020</b>	<b>Name:</b>	<b>SAFIYA BANU</b>
<b>Course:</b>	<b>VLSI</b>	<b>USN:</b>	<b>4AL16EC061</b>
<b>Topic:</b>	<ol style="list-style-type: none"><li>1. MOSFET - Enhancement Type MOSFET Explained (Construction, Working and Characteristics Explained)</li><li>2. GATE 2009 and 20121 ECE operating region and output voltage of CMOS inverter given</li><li>3. MOSFET vth based problems</li><li>4. MOSFET problems and solutions</li><li>5. TRICK to implement 4:1 mux using TRANSMISSION GATE &amp; PASS TRANSISTOR LOGIC</li><li>6. MOSFET Drain current - graph , formulae &amp; sums (cutoff,linear&amp; saturation)</li><li>7. Realization of logic function using Multiplexer</li></ol>	<b>Semester &amp; Section:</b>	<b>8<sup>TH</sup> B</b>
<b>Github Repository:</b>	<b>Safiya-Courses</b>		

### **FORENOON SESSION DETAILS**

**MOSFET - Enhancement Type MOSFET Explained (Construction, Working and Characteristics Explained)**



## MOSFET

In case of JFET, the gate must be reverse biased for proper operation of the device i.e. it can only have negative gate operation for n-channel and positive gate operation for p-channel. That means we can only decrease the width of the channel from its zero-bias size.

## TYPES

1. Depletion-type MOSFET or D-MOSFET: The D-MOSFET can be operated in both depletion mode and the enhancement mode. For this reason it is also called depletion/enhancement MOSFET.
2. Enhancement-type MOSFET or E-MOSFET: The E-MOSFET can be operated only in enhancement mode.

**GATE 2009 and 20121 ECE operating region and output voltage of CMOS inverter given**

GATE 1992 Electron Devices - Problems & Solutions - Windows Journal

GATE PAPER  
Gateway to IITs & IITs

GATE 2009

5. For small increase in  $V_G$  beyond 1 Volt, which of the following gives the correct description of the region of operation of each MOSFET ?

(A) Both the MOSFETs are in saturation region

(B) Both the MOSFETs are in triode region

(C) N-MOSFET is in triode region and p-MOSFET is in saturation region

(D) N-MOSFET is in saturation region and p-MOSFET is in triode region

269 / 272 17:59 20-04-2014

GATE 1992 Electron Devices - Problems & Solutions - Windows Journal

GATE PAPER  
Gateway to IITs & IITs

GATE 2009

5. For small increase in  $V_G$  beyond 1 Volt, which of the following gives the correct description of the region of operation of each MOSFET ?

(A) Both the MOSFETs are in saturation region

(B) Both the MOSFETs are in triode region

(C) N-MOSFET is in triode region and p-MOSFET is in saturation region

(D) N-MOSFET is in saturation region and p-MOSFET is in triode region

269 / 272 17:59 20-04-2014

GATE 1992 Electron Devices - Problems & Solutions - Windows Journal

GATE PAPER  
Gateway to IITs & IITs

$V_{Gn} = |V_{Gp}| = 1 \text{ volt}$ ,  $\beta_n = \beta_p = 1 \text{ mA/V}^2$

$I_{Dn} = I_{Dp}$

$\frac{\beta}{2} (V_{Gn} - V_{tn})^2 = \beta [(V_{Gp} - V_{tp})(V_{Gd}) - \frac{V_{Gd}^2}{2}]$

$\frac{1}{2} (V_{Gn} - V_{tn} - V_{Gp})^2 = [(V_{Gp} - V_{tp} - V_{Gd})(V_{Gd}) - \frac{V_{Gd}^2}{2}]$

$\frac{1}{2} (1.5 - 0 - 1)^2 = [(5 - 3 - 1)(V_{Gd}) - \frac{V_{Gd}^2}{2}]$

$V_{Gd} = 1 \pm \sqrt{\frac{1}{2}}$

$V_0 = 5 - (1 \pm \sqrt{\frac{1}{2}})$

$V_0 = 4 \pm \sqrt{\frac{1}{2}} \Rightarrow V_0 = 4 - \sqrt{\frac{1}{2}} = 3.133 \text{ volts}$   
 $V_0 = 4 + \sqrt{\frac{1}{2}} = 4.866 \text{ volts}$

5 V  
3 V  
1.5 V  
1.1 V  
1.5 V  
 $V_0 = 5 - V_{Gd}$   
 $V_0 = 5 - (1 \pm \sqrt{\frac{1}{2}})$

272 / 272

GATE 1992 Electron Devices - Problems & Solutions - Windows Journal

GATE PAPER  
Gateway to IITs & IITs

### GATE 2012

1. In the CMOS circuit shown, electron and hole mobilities are equal, and M1 and M2 are equally sized. The device M1 is in the linear region if

(A)  $V_{in} < 1.875 \text{ V}$   
 (B)  $1.875 \text{ V} < V_{in} < 3.125 \text{ V}$   
 (C)  $V_{in} > 3.125 \text{ V}$   
 (D)  $0 < V_{in} < 5 \text{ V}$

5 V  
M1  
 $|V_{tp}| = 1 \text{ V}$   
 $V_{in}$   
 $V_{tn} = 1 \text{ V}$   
M2

303 / 312

GATE 1992 Electron Devices - Problems & Solutions - Windows Journal

GATE PAPER  
Gateway to IITs & IITs

1. In the CMOS circuit shown, electron and hole mobilities are equal, and M1 and M2 are equally sized. The device M1 is in the linear region if

(A)  $V_{in} < 1.875 \text{ V}$   
 (B)  $1.875 \text{ V} < V_{in} < 3.125 \text{ V}$   
 (C)  $V_{in} > 3.125 \text{ V}$   
 (D)  $0 < V_{in} < 5 \text{ V}$

$V_0 > V_{in} - I$

$V_{in}$  |  $V_0$   
 0 V

5 V  
M1  
 $|V_{tp}| = 1 \text{ V}$   
 $V_{in}$   
 $V_{tn} = 1 \text{ V}$   
M2

303 / 312

GATE  
paper.in

# MOSFET vth based problems

10:23 AM 84.8KB/s 14-12-2018

Mosfets  $\rightarrow V_{th} (1.1V)$

①

$V_{DD} = 5V$

$V_{th} = 1.1V$

\*  $V_{gs} > V_{th}$

$V_{gs} - V_{th} > 1V$


\* CAP  $\rightarrow$  uncharged

$V_{gs} - V_{th} = 5 - 4 = 1V$


Threshold voltage sums:

① Terms:

- 1)  $N_D \rightarrow$  polysilicon gate doping density
- 2)  $N_A \rightarrow$  Substrate
- 3)  $t_{ox} \rightarrow$  thickness
- 4)  $\phi_{sc} \rightarrow$  w.f difference betn gate & channel
- 5)  $q_{ox} \rightarrow$  charge density



## TRICK to implement 4:1 mux using TRANSMISSION GATE & PASS TRANSISTOR LOGIC



TRICK to implement 4:1 mux using TRANSMISSION GATE & PASS TRANSISTOR LOGIC

### 4-1-multiplexer\_using\_CMOS\_logic | Pass-Transistor-Logic

4:1 multiplexer using CMOS logic The path selector logic Boolean expression can be given as :

$$\text{Out} = AS + B\bar{S}$$

When the select line signal  $S$  is high  $A$  is passed to the output and when  $S$  is low  $B$  is passed to the output. The same logic is used for 4 : 1 MUX in which number of inputs are four ( $A, B, C, D$ ) and the number of select lines are two ( $S_1, S_2$ ). The Boolean expression for 4 : 1 MUX can be given as :

$$\text{Out} = A (S_1 \cdot S_2) + B (S_1 \cdot \bar{S}_2) + C (\bar{S}_1 \cdot S_2) + D (\bar{S}_1 \cdot \bar{S}_2)$$

The above Boolean expression can be used to implement 4 : 1 multiplexer or 1 : 4 demultiplexer. The above logic can be generalised as :

$$2^m = n$$


Where  $n$  is the number of inputs in case of MUX (outputs in case of DEMUX) and  $m$  is the number of control lines.

4 : 1 MUX using CMOS logic

The implementation of 4 : 1 MUX using CMOS logic is shown in Figure below.

4 : 1 MUX using transmission gates


The implementation of 4 : 1 MUX using transmission gates is shown in Figure below.



4 : 1 MUX using CMOS logic



## MOSFET Drain current - graph , formulae & sums (cutoff,linear& saturation)



MOSFET Drain current - graph . formulae & sums (cutoff,linear& saturation)

In general, any MOSFET is seen to exhibit three operating regions viz.,

### 1. Cut-Off Region

Cut-off region is a region in which the MOSFET will be OFF as there will be no current flow through it. In this region, MOSFET behaves like an open switch and is thus used when they are required to function as electronic switches.

### 2. Ohmic or Linear Region

Ohmic or linear region is a region where in the current  $I_{DS}$  increases with an increase in the value of  $V_{DS}$ . When MOSFETs are made to operate in this region, they can be used as amplifiers.

### 3. Saturation Region

In saturation region, the MOSFETs have their  $I_{DS}$  constant inspite of an increase in  $V_{DS}$  and occurs once  $V_{DS}$  exceeds the value of pinch-off voltage  $V_P$ . Under this condition, the device will act like a closed switch through which a saturated value of  $I_{DS}$  flows. As a result, this operating region is chosen whenever MOSFETs are required to perform switching operations.



# MOSFET DRAIN GRAPH




Figure 1 n-Channel Enhancement type MOSFET (a) Transfer Characteristics (b) Output Characteristics

## Realization of logic function using Multiplexer

GATE Digital Circuits - Windows Journal

GATE PAPER  
Gateway to IIS & IITs

**GATE 2011**

The logic function implemented by the circuit below is (ground implies a logic "0")

(A)  $F = \text{AND}(P, Q)$   
(B)  $F = \text{OR}(P, Q)$   
(C)  $F = \text{XNOR}(P, Q)$   
(D)  $F = \text{XOR}(P, Q)$

GATE paper.in

0:18 / 3:17

GATE 2011 ECE Realization of logic function using Multiplexer

It is a combinational circuit which have many data inputs and single output depending on control or select inputs. For  $N$  input lines,  $\log n$  (base2) selection lines, or we can say that for  $2^n$  input lines,  $n$  selection lines are required. Multiplexers are also known as "Data  $n$  selector, parallel to serial convertor, many to one circuit, universal logic circuit". Multiplexers are mainly used to increase amount of the data that can be sent over the network within certain amount of time and bandwidth.
