



Date:	04/6/2020	Name:	SAFIYA BANU
Course:	DIGITAL DESIGN USING HDL	USN:	4AL16EC061
Topic:		Semester	8 th , B
	Hardware modelling using verilog FPGA and ASIC Interview questions	& Section:	
Github	Safiya-Courses		
Repository:			











TASK

Implement a simple T Flipflop and test the module using a compiler.

TEST BENCH

```
module tb;
 reg clk;
 reg rstn;
 reg t;
 tff u0 ( .clk(clk),
            .rstn(rstn),
            .t(t),
          .q(q));
 always #5 clk = ~clk;
  initial begin
    {rstn, clk, t} <= 0;
    monitor ("T=\%0t rstn=\%0b t=\%0d q=\%0d", $time, rstn, t, q);
    repeat(2) @(posedge clk);
    rstn <= 1;
    for (integer i = 0; i < 20; i = i+1) begin
      reg [4:0] dly = $random;
      #(dly) t <= $random;
    end
  #20 $finish;
```

end endmodule	