

DAILY ASSESSMENT REPORT

Date:	12/06/2020	Name:	Ankitha c c
Course:	Vlsi	USN:	4al16ec004
Topic:	1. CMOS Inverter basic	Semester & Section:	8th & "A" section
Github Repository:	ankitha-Course		

FORENOON SESSION DETAILS

Image of session

CMOS INVERTER – calculation of V_{IL}

$$\frac{K_n}{2} (V_{in} - V_{Tn})^2 = \frac{K_p}{2} [(V_{in} - V_{DD} - V_{Tp}) \left(\frac{dV_{out}}{dV_{in}} \right) + (V_{out} - V_{DD}) \left(\frac{dV_{out}}{dV_{in}} \right)]$$

Putting, $V_{in} = V_{IL}$ and $\frac{dV_{out}}{dV_{in}} = -1$

$$\frac{K_n}{2} (V_{IL} - V_{Tn})^2 = \frac{K_p}{2} (2V_{out} - V_{IL} + V_{Tp} - V_{DD})$$

$$V_{IL} = \frac{2V_{out} + V_{Tp} - V_{DD} + K_R V_{Tn}}{1 + K_R}$$

Where, $K_R = \frac{K_n}{K_p}$

Outline

- Basic idea of CMOS inverter — *(Basic - TC)*
- Switch model of inverter
- Static behavior
- Voltage transfer characteristics *(VTC)*
- Switching threshold
- Noise margin *??* → *Noise Rejection Prop*
- Gain calculation

Handwritten notes: $V_{in} \text{ } 0-5V$, $V_{out} \text{ } ??$, $\frac{W}{L} \text{ aspect}$, V_{DD} , V_{th}

Report—Report can be typed or handwritten for up to two pages.

Complementary MOSFET (CMOS) technology is widely used to day to form circuits in numerous and varied applications. Today's computers CPUs and cell phones make use of CMOS due to several key advantages. CMOS offers low power dissipation, relatively high speed, high noise margins in both states, and will operate over a wide range of source and input voltages (provided the source voltage is fixed). Next I will attempt to explain just how this logic gate works now that

you have some idea of how important CMOS is in your day-to-day life.

CMOS Inverter Basics

As you can see from Figure 1, a CMOS circuit is composed of two MOSFETs. The top FET (MP) is a PMOS type device while the bottom FET (MN) is an NMOS type. The body effect is not present in either device since the body of each device is directly connected to the device's source. Both gates are connected to the input line. The output line connects to the drains of both FETs.

Take a look at the VTC in Figure 2. The curve represents the output voltage taken from node 3. You can easily see that the CMOS circuit functions as an inverter by noting that when V_{IN} is five volts, V_{OUT} is zero, and vice versa. Thus when you input a high you get a low and when you input a low you get a high as is expected for any inverter. You might be wondering what happens in the middle, transition area of the curve. You might also be curious as to what modes of operation the MOSFETs are in. We will look at these issues next.




Figure1: CMOS

Inverter




Figure 2: Basic Voltage Transfer Characteristic

DC Analysis

Figure 3 shows a more detailed VTC. Before we begin our analysis it is important to mention three items.

- The MOSFETs must be perfectly matched for optimum operation, that is, they must have the same threshold voltage magnitude and conduction parameter.
- The drain current (I_D) through the NMOS device equals the drain current through the PMOS device at all times. MOSFET gates have a high input impedance and we assume the circuit's output sees no significant loading.
- V_{DD} equals the voltage across the PMOS plus the voltage across the NMOS by KVL.




Figure 3: VTC with Input Signal

Region I

First we focus our attention on **region I**. In this case when we apply an input voltage between 0 and V_{TN} . The PMOS device is on since a low voltage is being applied to it. The NMOS is already negative enough and has no use for more free electrons so it refuses to conduct and turns into a large resistor. Since the NMOS device is on vacation, there is no current flow through either device. V_{DD} is available at the V_o terminal since no current is going through the PMOS device and thus no voltage is being dropped across it.

- The PMOS device is forward biased ($V_{SG} > -V_{TP}$) and therefore on. This MOSFET is in the linear region ($V_{SD} \leq V_{SG} + V_{TP} = V_{DD} - V_o + V_{TP}$).
- The NMOS device is cut off since the input voltage is below V_{TN} ($V_i = V_{GS} < V_{TN}$).
- The power dissipation is zero.

Region II

Here we raise the input voltage above V_{TN} . We find that the PMOS device remains in the linear region since it still has adequate forward bias. The NMOS turns on and jumps immediately into saturation since it still has a relatively large V_{DS} across it.

- The PMOS device is in the linear region ($V_{SD} \leq V_{SG} + V_{TP}$).
- The NMOS device is in the saturation region ($V_i = V_{DS} \geq V_{GS} - V_{TN} = V_o - V_{TN}$).
- Current now flows through both devices. Power dissipation is no longer zero.

The maximum allowable input voltage at the low logic state (V_{IL}) occurs in this region. V_{IL} is the value of V_i at the point where the slope of the VTC is -1. Put another way, V_{IL} occurs at $(dV_o/dV_i) = -1$.

Region III

In the middle of this region there exists a point where $V_i = V_o$. We label this point V_M and identify it as the gate threshold voltage. The voltage dropped across the NMOS device equals the voltage dropped across the PMOS device when the input voltage is V_M . For a very short time, both devices see enough forward bias voltage to drive them to saturation.

- The PMOS device is in the saturation region ($V_{SD} \geq V_{SG} + V_{TP} = V_{DD} - V_o + V_{TP}$).
- The NMOS device is in the saturation region ($V_{DS} \geq V_{GS} - V_{TN} = V_o - V_{TN}$).
- Power dissipation reaches a peak in this region, namely at where $V_M = V_i = V_o$.

Region IV

Region IV occurs between an input voltage slightly higher than V_M but lower than $V_{DD} - V_{TP}$. Now the NMOS device is conducting in the linear region, dropping a low voltage across V_{DS} . Since V_{DS} is relatively low, the PMOS device must pick up the tab and drop the rest of the voltage ($V_{DD} - V_{DS}$) across its V_{SD} junction. This, in turn, drives the PMOS into saturation. This region is effectively the reverse of region II.

- The PMOS device is in the saturation region ($V_{SD} \geq V_{SG} + V_{TP} = V_{DD} - V_o + V_{TP}$).
- The NMOS device is forward biased ($V_i = V_{GS} > V_{TN}$) and therefore on. This MOSFET is in the linear region ($V_i = V_{DS} \leq V_{GS} - V_{TN} = V_o - V_{TN}$).

The minimum allowable input voltage at the logic high state (V_{IH}) occurs in this region. V_{IH} occurs at the point where the slope of the VTC is -1 ($dV_o/dV_i = -1$).

Region V

The NMOS wants to conduct but its drain current is severely limited due to the PMOS device only letting through a tiny leakage current. The PMOS is out to lunch since it is seeing a positive drive but it is already positive enough and has no use for more. This drain current let through by the PMOS is too small to matter in most practical cases so we let $I_D = 0$. With this information we can conclude that $V_{DS} = V_o = 0$ V for the NMOS since no current is going through the device. We have, in effect, sent in V_{DD} and found the inverter's output to be zero volts. **For CMOS inverters, $V_{OH} = V_{DD}$.** V_{OL} is defined to be the output voltage of the inverter at an input voltage of V_{OH} . We have just proven that **$V_{OL} = 0$.**

- The PMOS device is cut off when the input is at V_{DD} ($V_{SG} = 0$ V).
- The NMOS device is forward biased ($V_i = V_{GS} > V_{TN}$) and therefore on. This MOSFET is in the linear region ($V_i = V_{DS} \leq V_{GS} - V_{TN}$).

- The total power dissipation is zero just as in region I.

Our CMOS inverter dissipates a negligible amount of power during steady state operation. Power dissipation only occurs during switching and is very low. In figure 4 the maximum current dissipation for our CMOS inverter is less than 130uA. Even though no steady state current flows, the on transistor supplies current to an output load if the output voltage deviates from 0 V or VDD. This makes CMOS technology useable in low power and high-density applications.






Figure – Drain Current Verses Input Voltage

DAILY ASSESSMENT FORMAT

Date:	12-06-20	Name:	Ankitha c c
Course:	Beginner PHP and MySQL Tutorial	USN:	4a16ec004
Topic:	EMAIL with PHP,Real life PHP	Semester & Section:	8 th A
Github Repository:	ankitha-course		

AFTERNOON SESSION DETAILS

Image of session



Report – Report can be typed or hand written for up to two pages.

1. EMAIL with PHP

PHP mail is the built in PHP function that is used to send emails from PHP scripts.

The mail function accepts the following parameters;

- Email address
- Subject
- Message
- CC or BC email addresses
 - It's a cost effective way of notifying users on important events.
 - Let users contact you via email by providing a contact us form on the website that emails the provided content.
 - Developers can use it to receive system errors by email
 - You can use it to email your newsletter subscribers.
 - You can use it to send password reset links to users who forget their passwords
 - You can use it to email activation/confirmation links. This is useful when registering users and verifying their email addresses

