Date: 5/6/20 Course: Digital design uning HDL Topic: Vesilog tutolials & Practise program

Name: Hasshidha. T USW: 4 ALITECLOG Sims sect 6th B'

- FPGA projects -> The first FPGA project helps students to understand the basics of FPGAs and how verilog/
- module d-ft (uk, d, q, q-ban);
  input d, dk;
  output q, q-ban;
  ufre d, dk;
  seg q, q-ban;
  always @ (posedge de)
  begin
  q L=d;
  q-bas c=!d;
  end
  endmodule.
- & Bottom up design

  Each design is performed at the gate livel using the
  standard gates with incolasing complexity of new
  designs this approach is nearly person impossible to
  maintain.

Scanned with CamScanner

- to Top- Down Derign.
  - A real top-down durign allows early testing early change of different technologies a stautured by stem during, and offers many other advantages.
- A BI Abstraction levels of verilog
  - -> Behavioral Level
  - -> Register Transfer level
  - -> Gate level.
- \*\* Pata types

  There are two primary data types

  -> Nets -> Registers.
- Au the data types were explained with example program and codes.

Pate: 5/6/20 Course: Python Papici- Application 9

Name: - Horshitha IT USN: 4ALITECIOG Sems Seci- 6th B.

- Flask Startup and contiguration like most widely used Python liboaries, the flask package & installable from the python package index (PPI).
- i.e (blask\_to do) that then install the plank rackage.
- We we have install flask sqlacherry so our flask application has a simple way to talk to a SOL detabase.
- \* We should create setup. py which should look like this:

requires = [

'flark':

'flark-sq latcherry',

'psycopg 2',

J

setup (
name = 'flask-todo',
version = 0.0',
deseription = A To-Do List built with Flask',
author = 2' Your actual name here's,
author = email = 2 Your actual email addrughere's,

key words: web flask,

parkages: find-parkages(),

includes-parkage-clata=Tone,

install-requires: requires

Thes is the way whenever we want to install & deplay our project.