

Date:- 4/6/20

Name:- Harshitha.T

Course:- Digital design using HDL

USN:- 4AL17EC106

Topic:- Hardware modeling using verilog & fpga & asic.

Sem:- 6th & B.

- * Hardware modeling using verilog it uses various digital circuit modeling issues using verilog, writing test benches and some case studies.
- * Here the paper provides an overview of some of the key elements of FPGAs for engineers interested in utilizing FPGA-based technologies.
- * This paper still give you a lot of help information if you're new to the world of FPGA.
- * Here we are not designing the FPGA. We are using code to tell the chip how to configure itself.
- * Lot of planning bugs happens more than we expected. If we are a newbie developer
- * Application-specific realities you to concern with revolving around cyber security and safety.
- * For example, some have A/D converters and PLLs
- * ASIC is the core of it, you're designing a digital logic circuit, as in AND, OR etc.
- * There are four algorithm/processing attributes defined below that FPGAs are generally well-suited for.
- * High data-to-clock rate ratio - if we calculate the need to be executed over & over continuously.

- * The amount of determinism that you can achieve with an FPGA will usually far surpass that of a typical sequential processor.
- * If there are too many operations to be executed, we may not have enough time to close the loop to update all the I/O within the allotted time.
- * It has more advanced components Hard cores. — There are functional blocks that have their own dedicated logical resources.

Date: - 4/6/20

Course: - Python

Topic: - Build a web based financial graph

Name: Harshitha.T
USNT-UALI7CL106
Sem & :- 6th B.
Sec

- * The aims to inspect the stableness of interactive affinity b/w search interest of prices of the stock & evidence stock market outcomes on world wide ~~equity~~ equity market indices.
- * This study represents and develop former exploration into financial graph by registering the attributes and magnitudes of graph use and embarkment from representational impartially.
- * Paradox could also be derived through investors behaviour and degree of disclosure inclusion.
- * Downloading Dataset with python

```
from pandas - data reader import data  
import data time.
```

```
start = datetime.datetime(2016, 3, 1)
```

```
end = data time - data time (2016, 3, 1).
```

```
data.Data Reader (name=" AAPL" - data.reader  
"Yahoo", start, end, end)
```

* @ app - routes (-/-)

```
def home():
```

```
return render - template ("home.html")
```

```
* @ app . routes ('/about/')
```

```
def about ( ):
```

```
if - name _ == " _ main _ " :
```

```
app . run (debug = True).
```