

Date:- 5/6/20

Course:- Digital design using HDL

Topic:- Verilog tutorials &
practise program

Name:- Harshidha.T

USN:- UALITECLOG

Sem & sect- 6th 'B'

* FPGA projects → The first FPGA project helps students to understand the basics of FPGAs and how Verilog/VHDL works on FPGA

* D flip flop code

```
module d_ff (clk, d, q, q_bar);  
    input d, clk;  
    output q, q_bar;  
    wire d, clk;  
    reg q, q_bar;  
    always @ (posedge clk)  
    begin  
        q <= d;  
        q_bar <= !d;  
    end  
endmodule.
```

* Bottom up design

Each design is performed at the gate level using the standard gates with increasing complexity of new designs this approach is nearly ~~possi~~ impossible to maintain.

* Top-Down Design.

A real top-down design allows early testing, easy change of different technologies, a structured system design and offers many other advantages.

* 3 Abstraction levels of Verilog

→ Behavioral level

→ Register - Transfer level

→ Gate level.

* Data types

There are two primary data types

→ Nets

→ Registers.

* All the data types were explained with example program and codes.

Date:- 5/6/20

Course:- Python

Topic:- Applications

Name:- Harshitha.T

USN:- 4AL17EC166

Sem & Sec:- 6th B.

- * Flask startup and configuration like most widely used Python libraries, the flask package is installable from the python package index (PPI).
- * Firstly we should create a directory to work in i.e (flask - to do) ~~then~~ then install the flask package.
- * We have install flask - sqlalchemy so our flask application has a simple way to talk to a SQL database.
- * We should create setup.py which should look like this:

```
requires = [  
    'flask',  
    'flask-sqlalchemy',  
    'psycopg2',  
]
```

```
setup(  
    name = 'flask-todo',  
    version = '0.0',  
    description = 'A To-Do List built with Flask',  
    author = '<Your actual name here>',  
    author_email = '<Your actual email address here>',  
)
```

```
keywords = 'web flask',  
packages = find_packages(),  
includes_package_data = True,  
install_requires = requires
```

)

This is the way whenever we want to install
& deploy our project.