

# Daily Assessment Journal

Date: 21/01/2020

Name: Jyoti S. Dinkar  
UIN: GAL111EC037

Course: Digital design using HDL

Topic: FPGA Basic Architecture Applications

- Verilog HDL Basics by Intel
- Verilog testbench code to verify the design under test (DUT)

GitHub


Repository: jyoti-courses

## forenoon session details

Image of session

Typical RTL Synthesis & RTL simulation flows

Synthesis



Report

What is FPGA?

The field-programmable gate array (FPGA) is an integrated circuit that consists of internal hardware blocks with user-programmable interconnects to customize operation for a specific application. The interconnects can readily be reprogrammed, allowing an FPGA to accommodate changes to a design or even support a new application during the lifetime of the part.



The FPGA has its roots in earlier devices such as programmable read-only memories & programmable logic devices such as these devices could be programmed either at the factory or in the field, but they used quasi-technology & could not be changed once programmed. In contrast, FPGA stores its configuration information in a re-programmable medium such as static RAM (SRAM) or flash memory. FPGA manufacturers include Intel, Xilinx, Lattice Semiconductor, Microchip, Technology & Microsemi.

### FPGA Architecture

A basic FPGA Architecture consists of thousands of fundamental elements called configurable logic blocks (CLBs) surrounded by a system of programmable interconnects, called a fabric, that routes signals b/w CLBs. Input/output blocks interface b/w the FPGA & external devices. Depending on the manufacturer, the CLB may also be referred to as a logic block (LB), a logic element or a logic cell. An individual CLB is made up of several logic blocks. A lookup table is a characteristic feature of an FPGA.

### CPLD vs FPGA:

Originally, FPGAs included the blocks in fig. 1 & little else but now designers can choose from products with a large range of features. Less complex devices such as simple programmable logic devices (SPLDs) & complex programmable logic devices bridge the gap b/w discrete logic devices & entry-level FPGAs. Entry-level FPGAs emphasize low power consumption, low logic density & low complexity per chip. Higher function devices add functional blocks dedicated to specific functions.



## FPGA design

How do we transform this collection of thousands of hardware blocks into the correct configuration to execute the application? An FPGA based design begins by defining the required computing tasks in the development tool, then compiling them into a configuration file that contains information on how to hook up the CLBs & other modules. The process is similar to a software development cycle except that the goal is to architect the hardware itself.

## FPGA Applications

Many applications rely on the parallel execution of identical operations; the ability to configure the FPGA's CLBs into hundreds or thousands of identical processing blocks has applications in image processing, artificial intelligence, data center hardware accelerators enterprise networking & automotive advanced driver assistance systems. Many of these application areas are changing very quickly as requirements evolve & new protocols & standards are adopted.

## Basics of HDL

Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). It is a language used for describing a digital system like a network switch or microprocessor or a memory or a flip-flop. It means, by using a HDL we can describe any digital hardware at any level.

Verilog supports a design of many levels of abstraction the major three are -

- Behavioral level
- Register-transfer level
- Gate level.

### Behavioural level

this level describes a system by concurrent algorithms every algorithm in sequential which means it consists of a set of instructions that are executed one by one. functions, tasks & blocks.

### Register-transfer level

Designs using the Register-transfer level specify the characteristics of a ckt using operations & the transfer of data.

### Gate level

within the logical level, the characteristics of a system are described by logical links & their timing properties. All signals are discrete signals. they can only have definite logical values.

### Task for Day 2

implement a 4:1 mux & write the test bench code to verify the module

```
module tb_4to1_mux;
    reg[3:0] a,b,c,d;
    wire[3:0] out;
    reg[1:0] sel;
    integer i;
    mux_4to1_case mux0 (.a(a), .b(b), .c(c), .d(d), .sel(sel),
                        .out(out));
```

### initial begin

```
$monitor("[%0t] sel = 0x%0h a = 0x%0h b = 0x%0h c = 0x%0h  
d = 0x%0h out = 0x%0h", $time, sel, a, b, c, d);
```

```
sel <= 0;
```

```
a <= $random;
```

```
b <= $random;
```

```
c <= $random;
```

```
d <= $random;
```



```
for (i=1; i<=4; i=i+1) begin
```

```
    #sge1<=1;
```

```
end
```

```
    #s $finish;
```

```
end
```

```
endmodule
```

Date: 02/06/2020

Course: python

Name: Jyoti S Dhanu  
Usn: 4AL17EC037

Topic: Interactive data visualization with  
bokeh, web scraping with python  
beautiful soup

GitHub  
repository: jyoti-course

### Aftersnoon session details

#### Report

Snippet producing the triangle based plot

# making a basic bokeh line graph

# importing Bokeh

from bokeh.plotting import figure

from bokeh.io import output\_file, show

# prepare some data

x = [3, 7, 5, 10]

y = [3, 6, 9]

# prepare the output file

output\_file("line.html")

# create a figure object

f = figure()

# create line plot

f.triangle(x, y)

show(f)



Snippet producing the circle based plot  
# Making a basic bokeh line graph  
# importing bokeh  
from bokeh.plotting import figure  
from bokeh.io import output\_file, show

x = [3, 7, 5, 10]

y = [3, 6, 9]

output\_file("Line.html")

f = figure()

f.circle(x, y)

show(f)

Plot properties

you can add a title to the plot, set the figure width & height, change title font, etc below is a summary of properties which can be added to change the style of the plot.

import pandas

from bokeh.plotting import figure, output\_file, show

p = figure(plot\_width=500, plot\_height=400, tools='pan', logo=None)

p.title.text = "cool data"

p.title.text\_color = "gray"

p.title.text\_font = "times"

p.title.text\_font\_style = "bold"

p.xaxis.minor\_tick\_line\_color = None

p.yaxis.minor\_tick\_line\_color = None

p.xaxis.axis\_label = "Date"

p.yaxis.axis\_label = "Intensity"

p.line([1, 2, 3], [4, 5, 6])

output\_file("graph.html")

show(p)

## Visual all numbers

```
from IPython.display import Figure, output_gif, show
f = figure(plot_width=300, plot_height=400, toolbar='pan',
           reset=True)
f.title.text = "4 arithmetics"
f.title.text_color = "orange"
f.title.text_font = "times"
f.title.text_font_style = "italic"
f.yaxis.minor_tick_line_color = "yellow"
f.xaxis.axis_label = "times"
f.yaxis.axis_label = "value"
f.circle([1, 2, 3, 4, 5], [1, 6, 5, 5, 3], size=[1*2 for i in [2, 1, 4, 5, 5]]
        color="red", alpha=0.5)
output_gif("scatter_plotting.html")
show(f).
```