Daily decement gormal Hamme Typh & Lymna Date: 210 (13030 Ulm GALITECOBT course Digital design using 1706 Popie: Frea Earlie Architecture Apphrahous "Veriley MDE Baries by antel " verily restbench code to verigy the dengn sandes test (DUT) Gilbrib repository: jyoh-courses oranion sersion details Image of session Typical LEE syntaceis per cinulation glows testbenchetest case coding support post analysis holes teport The field-programmable gate array (f14A) is an integrate est that consists of internal hardnesse blocks with ours-programmable interconnects to enstormize operate For a specific application, the interconnects can readily be regrogsammed allowing an FIGA to accomodate changes to a design or even support a new applications.

Insing the lifetime of the part

The francis soots in earlier devices such as logie devices such as these devices could be programmed either at the factory or in the field, but they used fured technology of could not be changed once programmed.
In contract, front stores its configuration in contract, front stores its configuration. In contract para (88AM) a re-programmable medium such al static PAM (8PAM) er glash memory. Fran manngaetnies melade intelixibina Lattice gernicon Inita, microchip, technology & microsem

A basic FIGA Architecture consists of thomands of 1994 Architecture Jundamental elements called configurable logic blocks (cles) ensounded by a system of programmable inter-connects, called a fabric, that souths signals blue class. inpulloulput blocks interface blue the Epert & external devices depending on the manufactures. the CLB may also be rejerred to as a logic block (LB), a logic element of a logic cell. An individual CLB is made up of several Logic blocks A lookup table is a characteristic jeature of an FPGA

CPLD VS FIGA:

originally, Frans included the blocks in fig. of little else but now designers can choose grown products with a large range of geatures, less complex devices such as simple Programmable Logic devices (BPLDS) 4 complex programmable Logic devices bridge the gap blw discrete Logic devices. f entry-level fresh entry-level fresh emphasize Low power commption, low logic density & tow complexity per chip. Higher Junction devices add Junctional blocks dedicated to specific functions.

How do we transform this collection of thousands of hardware blocks into the correct configuration to execute the application? An Fran based design begins by defining the required computing tasks in the developme - no tool, then compiling them into a configuration file that contains information on how to wook up the Uss of other modules the process is similar to a software development eyele except that the goal is to arehitect the hardware itself.

FRGA Applications

Many applications rely on the parallel execution of identical operations; the ability to configure the frequis CLBs into hundreds or teronsands of identical processing block has applications in image processing, artificial intelligence, data center hardware accelerators enterprise networking & antomotive advanced driver assistance systems. Many of these application areas are changing very quickely as requirements evolve + new protocols 4 standards are adopted.

Basics of HOL

Verilog il a HARDWARE DESCRIPTION LANGUA GE (HDL). it is a language used for describing a digital system like a network ensiteh of microprocessor of a memory or a flip-flop. It means, by using a HDL we can desurbe any digital hardware at any level.

Verilog supports a design of many tevels of abstraction the major three are-

· Behavioural level

· Legister-transfer level

· Gate level.

this level describes a system by concurrent algorithms Behaviour level every algorithm in sequential which means it consid of a ket of instructions that are executed one by one. Junctions, tasks & blocks. Register teamsfer level Designs every the Register-teamper level specify the characteristics of a cel ming operations of the thanger of data within the Logical level, the characteristics of a syste gate level are described by Logical links of their turning properties. All signah are discrete signals. they can only have depuite logical value. implement a 4:1 mmx & write the test bench code to Task for Day 2 verify the module module to 4 to 1_mix; reg[3:0] abicid; wire[3:0] out; reg[l: 0] sel; mnx_4 to L case muxo (.a(a), .b(b), .c(c), d(d), sel(sel), integali; ; ((to) tro. initial begin \$monitor ("[7.0] sel = 0x % oh a = 0 x % oh b = 0x % oh e= 0x % oh d=oxrohout=oxroh", stime, sel, abicid); 50/2=0; a = \$ Random; be= drandom; et= \$ random;

Jos(izl;ic=4;izi+1) begin tlsgelc=1; end tls \$qimish; end endmodule

Name: Tyotis Donus Date: 02/06/2010 USn: GALITE COST course: python Topic: Interactive data visualization with bokeh, websurging with python beautiful somy regaritory: jyoti-course Report Afternoon sersion details snippet producing the triangle based plot H making a basic bokeh line graph H importing Boxen From bokeh. plotting import zigne From boken io import outgut zile, show Hprepare some data X=(3,7,5,10) Y=[3,6,9] It prepare the output file output file ("Line. html") # create a jigne object 1= figne() # create hne plot 7. Triangle (x,y) show(3)

Emplet producing the circle based plot Il Making a basic botch hime graph Al importing tokeh from botch plotting import figure from bokeh to import output file, show x= [3,1,5,10] 4= (3,6,9) output gile ("Line himi") To figure () 9 circle (xiy) show(7) you can add a title to the plot, set the figure width of properties which can be added to change the style plot properties of the plot From botch plotling import zigne, output-file, chow
p=tigne (plot width= 500, plot height=400, tooks='pan', logo= none) P. tifle.text = "cool data" P-title. text_color = "Gray" P. title leat jont = "times" p. trelle. text-joul_style="bold" P. xaxis minor tick line color=none P. yaris. minor tick line-color mone P. xaxis.axis label = "Date" P.yanis.axis_label="Intensity" p. Line ([1,2,3], [4,5,6]) outputgile ("graph. html") show(p)

Witnest att Hanks grows bekels platterny insigned togethe autial gets. Those to dignest that width - san plat height ofan, to die pan, 100014 ptolleteat : "factagnates" phille-test colors whanger A tille tool good "times" the test pout edyle " " Hatie" Pyanic numbered have color "yellow" plane and label thouse P. yazir azir taket " patrio" p. Einelo (8 22, 24, 5), 10, 6, 5, 5, 2), size = 1 1 × 2 por 1 in [8, 10, 4, 6, 5 calors "red", alphacos) output gite ("scatter plotting helant") (1) Grant