

Daily Assessment Journal

Date: 04/06/2020

Course: DSDV

Name: Jyoti S. Dhanu

Ver: 6A11EC037

Topic: Hardware modeling using verilog

• FPGA & ASIC interview questions

Github repository: jyoti-course

forenoon session details

Image of session

course on Hardware modeling using verilog

main objectives of the course

- Learn about the verilog hardware description language
- understand the difference b/w behavioural & structural design styles.
- Learn to write test benches & analyze simulation results
- Learn to model combinational & sequential ckt
- Distinguish b/w good & bad coding practices.
- case studies with some complex designs.

Moore's law

- Exponential growth
- Design complexity increases rapidly
- Automated tools are essential
- must follow well defined design flow.

simplistic view of design flow

Design ideal

Behavioural design

Datapath design

Logic design

Physical design

manufacturing

chip/board

→ flow graph, pseudo code

→ bus/register structure

→ gate/FF netlist

→ transistor layout

- other steps in design flow
- simulation for verification
At a various levels: logic level, switch level, ckt level
 - formal verification
used to verify the design through formal techniques
 - Testability analysis & test pattern generation
Required for testing the manufactured device.

Report

introduction

- Hardware modeling using verilog VLSI design process
- Design complexity increasing rapidly
 - the present trend.

Moore's Law

- Exponential growth
- Design complexity
- Automated tools are essential
- Must follow well defining flow

VLSI design flow

- Standardized design procedure
- Encompasses many steps
- Specification, synthesis, simulation, layout.
- Need to use Computer Aided design (CAD) tools

→ Two competing HDLs
Verilog HDL

→ Simplistic view of design flow

- Behavioural design
- Datapath design
- Logic design
- physical design & manufacturing

- other steps in the design flow
 - simulation for verification
 - testability analysis
 - formal verification
 - test pattern generation

→ FPGA & ASIC interview question

→ T flipflop

```
module tff (input (k, rst, t, output reg, q);  
    always@ (posedge clk)  
    begin  
        if (rst)  
            q <= 0;  
        else  
            if (t)  
                q <= ~q;  
            else  
                q <= q;  
        end  
    endmodule.
```