Daily Assessment Journal Name Tyolis Donne Dale: 04/06/2020 VIN GALL TECOBY Course: Dedu Topic Hardware modeling evering verlog · Frea face interview questions Giffing: jyoti-conta forencon session details course on Hardware modeling wing verilog Image of session · Learn about the verily hardware description language · understand the difference bliv behavioural & structured derien studes Leven to verite test benches famalyze simulation sesuls · Leaen to model combinational & sequential extr Distinguish bliv good flood coding practices case studies with some complex design Moore's land · Exponential growth · Design complenity increases rapidly · Automated tools are essential * must zollow well dezined design zlow. simplistic view of design flow Design ideal Behavioural design

Batapath design -> flow graph, pseudo code Logic Lesign - -- > bre/Zegister structure physical Jesign > gate/F-F netlist manifacturing , transistor Layout chip Board

other steps in derign glow At a various level logic level, ewitch level, ck! level " commission for very calion formal very cation designs through formal rechangues · Testability analysis & rest pattern generation devices

Required god testing the maningartured devices Leport · Herdware modeling vering verilog v 191 derign process.
· Derign conglexity increasing rapidly
· the present terrebo. Moore's Law · Exponential growth · Design complexity · Antomated took are essential . What follow well defining flow VLCI durign flow - Standardized denga procedure · specificiation, sylothesis, simulation, layout. · Encompasses many still · Need to use computer Arided longer (CAD) tooks -> two competing Hole verilog HOL - simplistic view of design flow · Behavioural design · patagath design · Legic Lerign · physical design & manufacturing

· simulation jos verigication · testability analysis · Journal benjocation · test pattern generation > FRGA & ASIC interview question - Talipalop anodule to (inpul (1x, 1st, t, outgit reg, 2); always @ (posed ge clk) begin 7) (851) 9120: else if (t) 912~9; else 12=9; end endmodule.