

DAILY ASSESSMENT FORMAT

Date:	2-06-2020	Name:	MOUNITHA D M
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC055
Topic:	FPGA Basics:Architecture,Application and uses Verilog HDL Basics by Intel Verilog testbench code	Semester & Section:	6 TH SEM "A" SEC
Github Repository:	Mounitha_-ec055		


FORENOON SESSION DETAILS

Image of session

FPGA Architecture

A basic FPGA architecture (Figure 1) consists of thousands of fundamental elements called configurable logic blocks (CLBs) surrounded by a system of programmable interconnects, called a fabric, that routes signals between CLBs. Input/output (I/O) blocks interface between the FPGA and external devices.

Depending on the manufacturer, the CLB may also be referred to as a logic block (LB), a logic element (LE) or a logic cell (LC).



Arithmetic Operators

Operator Symbol	Functionality	Examples ain = 5 ; bin = 10 ; cin = 2'b01 ; din = 2'b0z		
+	Add, Positive	bin + cin \Rightarrow 11	+bin \Rightarrow 10	ain + din \Rightarrow x
-	Subtract, Negate	bin - cin \Rightarrow 9	-bin \Rightarrow -10	ain - din \Rightarrow x
*	Multiply	ain * bin \Rightarrow 50		
/	Divide	bin / ain \Rightarrow 2		
%	Modulus	bin % ain \Rightarrow 0		
**	Exponent*	ain ** 2 \Rightarrow 25		

- Treats vectors as a whole value
- Results unknown if any operand is Z or X
- Carry bit(s) handled automatically if result wider than operands
- Carry bit lost if operands and results are same size

* Check synthesis tool for support

© 2013 Altera Corporation - Public

26

ALTERA
MEASURABLE ADVANTAGE™

```

module testbench;
  reg a, b, c; wire sum, cout;
  integer i;
  full_adder FA (sum, cout, a, b, c);

  initial
  begin
    for (i=0; i<8; i=i+1)
    begin
      {a,b,c} = i; #5;
      $display ("T=%2d, a=%b, b=%b, c=%b, sum=%b, cout=%b",
        $time, a, b, c, sum, cout);
    end
    #5 $finish;
  end
endmodule

```


```

T= 5, a=0, b=0, c=0, sum=0, cout=0
T=10, a=0, b=0, c=1, sum=1, cout=0
T=15, a=0, b=1, c=0, sum=1, cout=0
T=20, a=0, b=1, c=1, sum=0, cout=1
T=25, a=1, b=0, c=0, sum=1, cout=0
T=30, a=1, b=0, c=1, sum=0, cout=1
T=35, a=1, b=1, c=0, sum=0, cout=1
T=40, a=1, b=1, c=1, sum=1, cout=1

```


i want to generate and i want to print the
outputs here i have used a for loop for the





Simulation Waveforms

The following window is the simulation log for the 4:1 multiplexer. The waveforms remain the same for all the styles of modeling.



Simulation Waveform 4x1 MUX

Digital Design Using HDL

3/06/2020

Days:

FPGA Basics Architecture Application and Uses,

→ The field programmable gate array (FPGA) is an integrated circuit that consists of internal hardware blocks with user programmable interconnects to customize operation for a specific application.

What is FPGA?

The field programmable gate array (FPGA) is an integrated circuit that consists of internal hardware blocks with user programmable interconnects to customize operation for a specific application.

FPGA architecture

A basic FPGA architecture (figure 1) consists of thousands of fundamental elements called configurable logic blocks surrounded by a system of programmable interconnects.

Verilog HDL Basics

What is Verilog

IEEE Industry Standard Hardware Description Language (HDL) used to describe a digital system and use in both hardware simulation & synthesis.

Instantiation Format

component-name > #delay instance-name >

component-name

The module name of your lower level component

delay
delay through component
optional

instance-name


Blocking / Non Blocking Rule of Thumb

- use blocking operator (`=`) for combinational logic
- use nonblocking operator (`<=`) for sequential logic

Combinational process

- Sensitive to all inputs used in the combinational logic


`always @ (a, b, sel)` } sensitivity list includes
`always @ *` } all inputs used in the combinational logic.



Clocked process

- Sensitive to a clock / en and control signal

`always @ (posedge clk, negedge clr_n)`



Functions and Tasks

- Uses
 - Replacing repetitive code
 - Enhancing readability

Function

- Return a value based on its inputs
- produce combinational logic

Task

- like procedure in other language
- can be combinational or registered

module m1

output reg [15:0] out;

input [7:0] ina, inb;

input clk;

end;

REDMI NOTE 5 PRO
MI DUAL-CAMERA

(3)

Task
Implement a 4:1 MUX and write the test bench code to verify the module.

```

module top;
  wire out;
  reg a;
  reg b;
  reg c;
  reg d;
  reg s0, s1;

  m41_1 m1 (.out(out), .a(a), .b(b), .c(c))
  initial
  begin
    a = 1'b0; b = 1'b0; c = 1'b0; d = 1'b0;
    s0 = 1'b0; s1 = 1'b0;
  #500 $finish
  End


  always #10 a = ~a;
  always #20 b = ~b;
  always #10 c = ~c;
  always #5 d = ~d;
  always #80 s0 = ~s0;
  always #160 s1 = ~s1;
  always @ (a or b or c or d or s0 or s1)
  $monitor ("At time = %d, output = %d", $time, out);
Endmodule

```

DATE	2-06-2020	Name:	MOUNITHA DM
Course:	PYTHON	USN:	4AL17EC055
Topic:	Interactive Data visualization with Bokeh Webscraping with python Beautiful soup	Semester & Section:	6 TH SEM "A" SEC

AFTERNOON SESSION DETAILS

Image of session



```

Home x Basic graph x
localhost:8888/notebooks/Basic%20graph.ipynb#
File Edit View Insert Cell Kernel Help Python 3
from bokeh.plotting import figure
from bokeh.io import output_file, show

#prepare some data
xx=[1,2,3,4,5]
yy=[6,7,8,9,10]

#prepare the output file
output_file("line.html")

#create a figure object
f=figure()

#create line plot
f.line(xx,yy)

#write the plot in the figure object
show(f)

In [3]: #making a basic Bokeh Line graph
#importing bokeh and pandas
from bokeh.plotting import figure
from bokeh.io import output_file, show
import pandas

#prepare some data
df=pandas.read_csv("data.csv")
xx=df["x"]
yy=df["y"]

#prepare the output file
output_file("line.html")

#create a figure object
f=figure()

#create line plot
f.line(xx,yy)

#write the plot in the figure object
show(f)

```


Report – Report can be typed or hand written for up to two pages.

Day 13

Python

2/06/2020

Interactive Data Visualization with Bokeh

Importing Bokeh

from bokeh, plotting import figure

from bokeh, io import output_file, show

prepare some data

x = [1, 2, 3, 4, 5]

y = [6, 7, 8, 9, 10]

prepare the output file

output_file("line.html")

create a figure object

f = figure()

create a line plot

f.line(x, y)

Using Bokeh with pandas

from bokeh, plotting import figure

from bokeh, io import output_file, show

import pandas

df = pandas.read_csv("data.csv")

x = df["x"]

y = df["y"]

output_file("line.html")

f = figure()

f.line(x, y)

show(f)

Time Series plots

from bokeh, plotting, import figure, output_file.

import pandas

df = pandas.read_csv("http://chart.yahoo.com/table.csv")

parse_date = "date"

p = figure(width = 500, height = 500, x-axis-type = "date")

p.line(df["date"], df["close"], colour = "orange")

output_file("timeser.html")

show(p)