## **DAILY ASSESSMENT FORMAT**

Date:	2-06-2020	Name:	MOUNITHA D M
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC055
Topic:	FPGA Basics:Architecture,Application and uses Verilog HDL Basics by Intel Verilog testbench code	Semester & Section:	6 <sup>TH</sup> SEM "A" SEC
Github Repository:	Mounithaec055		


#### **FORENOON SESSION DETAILS**

Image of session

## **FPGA Architecture**

A basic FPGA architecture (Figure 1) consists of thousands of fundamental elements called configurable logic blocks (CLBs) surrounded by a system of programmable interconnects, called a fabric, that routes signals between CLBs. Input/output (I/O) blocks interface between the FPGA and external devices.

Depending on the manufacturer, the CLB may also be referred to as a logic block (LB), a logic element (LE) or a logic cell (LC).



### **Arithmetic Operators**


Operator Symbol	Functionality	Examples ain = 5 ; bin = 10 ; cin = 2'b01 ; din = 2'b0z		
+	Add, Positive	bin + cin ⇒ 11	+bin ⇒ 10	ain + din ⇒ x
-	Subtract, Negate	bin − cin ⇒ 9	-bin ⇒ -10	ain – din ⇒ x
*	Multiply	ain * bin ⇒ 50		
1	Divide	bin / ain ⇒ 2		
%	Modulus	bin % ain ⇒ 0		
**	Exponent*	ain ** 2 ⇒ 25		

- Treats vectors as a whole value
- Results unknown if any operand is Z or X
- Carry bit(s) handled automatically if result wider than operands
- Carry bit lost if operands and results are same size

\* Check synthesis tool for support




```
module
       testbench:
                                        T= 5, a=0, b=0, c=0, sum=0, cout=0
 reg a, b, c; wire sum, cout;
                                        T=10, a=0, b=0, c=1, sum=1, cout=0
                                        T=15, a=0, b=1, c=0, sum=1, cout=0
 full_adder FA (sum, cout, a, b, c); T=20, a=0, b=1, c=1, sum=0, cout=1
                                        T=25, a=1, b=0, c=0, sum=1, cout=0
 initial
                                        T=30, a=1, b=0, c=1, sum=0, cout=1
   begin
                                       T=35, a=1, b=1, c=0, sum=0, cout=1
T=40, a=1, b=1, c=1, sum=1, cout=1
      for (i=0; i<8; i=i+1)
                                                                               lefton
         {a,b,c} = i; #5;
         $display ("T=%2d, a=%b, b=%b, c=%b, sum=%b, cout=%b",
                       $time, a, b, c, sum, cout);
       end
      #5 $finish;
    end
endmodule
             i want to generate and i want to print the
             outputs here i have used a for loop for the
```



# Simulation Waveforms

The following window is the simulation log for the 4:1 multiplexer. The waveforms remain the same for all the styles of modeling.




Simulation Waveform 4×1 MUX


Report – Report can be typed or hand written for up to two pages. 2 06 2020 Digital Design Using Hoh Days: APGA Basics Anchitecture Application and Uses, The field programmable gate array (FPUA) is an Integrated circuit that consists of internal hardwar blacks with user programmable interconnects to customize operation for a sperifica application What & FPGAZ The field programmable gate array (FPGA) is on Integrated whether that consessed of Enternal Hardwar blades with user programmable intercorrecte tocustant operation for a specific outpellication. FPGA architecture A basec FPGA contrétecture (figure) consistes of Housands of fundamental Elemete could configurable logic block surrounded by a System of program Verilog HPL Basica What is verting standard thousand Description. language (410h) use to discribe a digital system e use En both hardwark SEM whitian & synthesig Livstantiation Formand conferent name> #xdulay>2"nstance - name> The module name of your lover level component emponent - hames eley thorough component deliery ! op tional ntante - nam

Balling Non Bladeing Rule of Thumb -> use blocking operator (=) for combinatorial logic -> use nonblocking operator (L=) for sequential lagre Sensetive to our Forputs used so the combinational Combinatorial process always ( + Carb, sel) } genstrooning (18+ includes a beautiful (18+ includes beautiful) always ( + the combenational togic. Sualways @ + clocked powers Sens there to a clock for and clic-Control Signal always @ (posedge clk, nigedge clor-n) CLO7-19-Functions and Toyleg Uses - Replacing out titlive hade -> Enhancing andablity -> potour a value based on Ets Enputs function -> paroduces combrathound log & 3 Tousles - 1810e produce en other language -> can be combindarial or registered module macc output oug [15:0] out, input [# : o] ma inh, MI DUAL CAMERA

```
Implement a Hil MUX and vouite the test bench code to
        realify the module,
 module top;
 where out;
 oleg as,
 rug b;
 ong c,
 veg d;
 Jug 80; 81,
 mull name (.outlout), ala), . b(b), . c(c)
 In itsel
 begren
 a=1'bo; b=1'bo; c=1'bo; d=1'bo;
 So= 1'bo; SI= 1'bo;
 #500 $finish
 End
 Odroceys #40 a=~a;
 always # 20 b= ~b;
 always #10 C=NC.
 always #5 d=nd;
 always #80 80 = ~80)
 always $160 31=~S1;
always @ (a on boy cord or so or s1)
Smowtan ("At time = 12d, output = 12d", stime, out
Endouodale
```

DATE	2-06-2020	Name:	MOUNITHA DM
Course:	PYTHON	USN:	4AL17EC055
Topic:	Interactive Data visualization with Bokeh	Semester	6 <sup>™</sup> SEM "A" SEC
	Webscraping with python Beautiful soup	& Section:	





#### Report – Report can be typed or hand written for up to two pages.

Python 2 06 9020 Day 13 Interactive Douta Visualization with Bokeh Temporating morn boken, plotting impost figure For boken, so emport output fele, show Epoepoure Some dout a mx = [1,2,3,015] AD prepare the output file artest-file ("Line . html") # orest e a figure objet of = figures tog. soil outhours the [rex] sow.f Using Boken with pandag from boken, plotting Emport Jegure from boken, in import cettert-file, show Pempont pandas of = porder o read-CSV ("data, CSV") X = of Erx+7 Y = df T")" octput - file ("Live stimi") 1 = figure () 4 = Une(xil) Show(4) .Teme - server plots Joins boken, plotting, Proposit fequire, output file. af = pandae . read csy ("http://chart = Yellow, com/duble evs D= figure (width = 500, helph = 500, X-axes-type date poline of ["Dose"] of ["close"], colon = "organe"
outport - tree (Terresier, html")