

## DAILY ASSESSMENT FORMAT

Date:	1-06-2020	Name:	MOUNITHA D M
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC055
Topic:	Industry Application of FPGA FPGA Business fundamental FPGA Basics A look under the Hood FPGA V/S ASIC Design flow	Semester & Section:	6 <sup>TH</sup> SEM "A" SEC
Github Repository:	Mounitha_-ec055		

### FORENOON SESSION DETAILS

#### Image of session

Different Hardware Are Like Signs...

**ASIC**

Application Specific Integrated Circuit

**CUSTOM LOGO**



- Specific to one company
- High upfront cost
- Large volume

**ASSP**

Application Specific Standard Product

**OFF-THE-SHELF SIGN**

HELP  
WANTED

- Specific function
- General enough that anyone can purchase/use it

**FPGA**

Field Programmable Gate Array

**WHITEBOARD**



- Flexible and customizable
- IP is like a magnetic letter you can stick on the board

Programmable Solutions Group intel | 2

#### Why FPGA?

REPROGRAMMABLE  
& FLEXIBLE



PRODUCT  
LONGEVITY



REDUCED  
TIME-TO-MARKET




MARKET-SIZE  
OPTIMIZED




Programmable Solutions Group intel | 4

## Broad Customer Base



Programmable Solutions Group

## Serving Applications with Increasingly Larger Volume



Proceedings of the IEEE, 2015 - <https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7086413>

Programmable Solutions Group



**Mounitha DM**  
is here by awarded the certificate of achievement for  
the successful completion of  
**Step into Robotic Process Automation**  
during GUVI's RPA **SKILL-A-THON** 2020

Valid certificate ID 5Q91W90ox107b0m12n

Verified certificate issue on June 1 2020

Verify certificate at [www.guvi.in/certificate?id=5Q91W90ox107b0m12n](http://www.guvi.in/certificate?id=5Q91W90ox107b0m12n)

  
S.P. Balamurugan  
Co-founder, CEO



1/6/2020

## ① Digital Design using HDL

Day - 1

- Industry Application of FPGA
- The analyzed in details in three main areas
  - digital real time situation, advanced control techniques
  - Electrical instrumentation, with focus on Mechatronics
  - Robotics and power system design

FPGA Business Fundamentals

PROS

- low cost per unit
- low power consumption
- High performance clock speed
- Small unit size

CONS

- High non recurring engineering cost
- Not flexible - cannot be upgraded once hardened
- Complex design flow
- long time to market

Why FPGA?

- Reprogrammable and Flexible
- Product longevity
- Reduced Time to Market
- Market Size optimized

Reduced Time to Market

Developing and prototyping on FPGA's can reduce  
Specially in emerging markets where standards have  
not yet been defined

Software Enables our Hardware

- Intel heavily invests in Quarts because it  
paramount to the success of our FPGAs
- In order to play in the FPGA market,  
companies need to first have good tools
- FPGA market is a duopoly because



## Course Summary

- ASIC vs. ASSP vs. FPGA
- FPGA's broad customer base
- Importance of Quanta
- Future with Intel

## For More Information

- FPGAs for Dummies

## FPGA vs ASIC Design Flow

- If you are an Experienced ASIC designer transitioning to FPGAs, this course will help you reduce your learning curve by leveraging your ASIC experience.
- Careful attention to how FPGAs are different from ASICs will help you create a fast and reliable FPGA design.
- After completing this module, you will be able to:
  - Describe key difference between ASIC and FPGA design flows
    - Design methodology
    - Verification techniques
    - Test generation logic
    - Tools

## ASIC Design flow

- ASIC tools are generally driven by Scripts
- Post-Synthesis static timing analysis and Equivalency checking are musts for Sign-off to foundry

## ASIC Implementation

Optimized for ASIC technology and area



REDMI NOTE 5 PRO  
MI DUAL CAMERA

## FPGA Basics - A look under the hood

- An introductory look inside Field Programmable Gate arrays
- Strengths and weakness of FPGAs
- How FPGAs work
- \* FPGAs being utilized in more and more applications  
FPGA based systems make sense for you

What are the most important things you should

① Get out of the software mindset - You're not writing Software.


② plan for lots of bugs - Yes, plan for them.

They are going to happen. way more than you expected. If you're newbie developer, you need to pull in someone that has experience with FPGA development

③ Application specific realities,


→ An FPGA is almost entirely digital (we), configurable ASIC. I say mostly because there are analog and mixed signal aspects to modern FPGAs.

→ I mean that at the core of it, you're designing a digital logic circuit, as in AND, OR, NOT, flip flops



Strengths/best suited for

→ Much of what will make it worthwhile to utilize on FPGA comes down to the low level functions being performed within the device.

①  REDMI NOTE 5 PRO  
MI DUAL CAMERA

②  REDMI NOTE 5 PRO  
MI DUAL CAMERA




## FPGA Basics

(H)

FPGA is a digital configurable ASIC

Implementation of NAND gate



```
module m(A,B,Y)
```

```
Input A,B;
```

```
output Y;
```

```
and (n, A,B);
```

```
not (n,Y);
```

```
Endmodule
```

## Data flow modelling

$$Y = \sim(A \& B)$$

```
module nand(Y,A,B);
```

```
Input A,B;
```

```
output Y;
```

```
assign Y = ~ (A & B);
```

```
Endmodule
```

## Behavioural modelling

```
module nand(Y,A,B)
```

```
input A,B;
```

```
output Y;
```

```
reg Y;
```


```
always @ (A or B)
```

```
begin
```

```
if (A == 'b1 & B == 'b1)
```

```
Y = 'b0;
```

```
else Y = 'b1;
```




A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

DATE	1-06-2020	Name:	MOUNITHA DM
Course:	PYTHON	USN:	4AL17EC055
Topic:	Application6:Build a webcam motion detector	Semester & Section:	6 <sup>TH</sup> SEM "A" SEC

## AFTERNOON SESSION DETAILS

### Image of session




```

1  import cv2, time
2
3  video=cv2.VideoCapture(0)
4
5  a=0
6
7  while True:
8      a=a+1
9      check, frame = video.read()
10
11
12     gray=cv2.cvtColor(frame,cv2.COLOR_BGR2GRAY)
13     #time.sleep(3)
14     cv2.imshow("Capturing",gray)
15
16     key=cv2.waitKey(1)
17     print(gray)
18
19     if key==ord('q'):
20         break
21
22     print(a)
23     video.release()
24     cv2.destroyAllWindows()

```

The code editor shows the file "motion\_detector.py" in the "Resources" folder. The script is a Python program that uses OpenCV (cv2) to capture video from a webcam. It includes a loop that continues until the user presses 'q'. The script also prints the frame number (a) and releases the video object.





## Lectures More

### 220 ✓ Solution with Explanations

Video - 04:29 mins

### 221 ✓ Face Detection

Video - 19:38 mins - Resources (1)

### 222 ✓ Capturing Video

Video - 19:45 mins

## Section 27 - Application 6: Build a Webcam Motion Det...

### 223 ✓ Webcam Motion Detector - How T...

Video - 01:59 mins - Resources (1)

### 224 ✓ Detecting Webcam Objects

Video - 29:57 mins

### 225 Capturing Motion Time

Video - 20:38 mins - Resources (1)

## Section 28 - Interactive Data Visualization with Bokeh

## Lectures More

219

Article

### 220 ✓ Solution with Explanations

Video - 04:29 mins

### 221 ✓ Face Detection

Video - 19:38 mins - Resources (1)

### 222 ✓ Capturing Video

Video - 19:45 mins

## Section 27 - Application 6: Build a Webcam Motion Det...

### 223 ✓ Webcam Motion Detector - How T...

Video - 01:59 mins - Resources (1)

### 224 ✓ Detecting Webcam Objects

Video - 29:57 mins

### 225 Capturing Motion Time

Video - 20:38 mins - Resources (1)

Report – Report can be typed or hand written for up to two pages.

Python

1/6/2020

Day 12.

Application 6: Build a Webcam Motion Detector

Import cv2, time

video = cv2.VideoCapture(0)

a = 0

while True:

a = a + 1

check, frame = video.read()

gray = cv2.cvtColor(frame, cv2.COLOR\_BGR2GRAY)

cv2.imshow("capturing", gray)

key = cv2.waitKey(1)

Print(gray)

if key == ord('q'):

Print(a)

video.release()

cv2.destroyAllWindows()

for counter in cnts:

if cv2.countNonZero(countour) < 1000:

continue

(x1, y1, x2, y2) = cv2.boundingRect(countour)

Capturing Motion Time

key = cv2.waitKey(1)

if key == ord('q'):

break

Print(stats\_list)

video.release()

for i in range(0, len(times), 2):

if i > 0: Print(["start": times[i], "End": times[i+1]

ignore\_index = True)

