

DAILY ASSESSMENT FORMAT

Date:	4-06-2020	Name:	MOUNITHA D M
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC055
Topic:	Hardware modelling using verilog	Semester	6 [™] SEM "A" SEC
	FPGA AND ASIC Interview Question	& Section:	
Github	Mounithaec055		
Repository:			






Report – Report can be typed or hand written for up to two pages. DayH Digital Design Using HOL de 06 2020 Hoodware modelling rising verilong -> Learn about the verillag handware discretion language design.


-> hearn to paritie test benefice and analyze stroutation -> Distinguish between good and bad coding practice VIST Design process -s Design Complexity Encuesting roupidly -> Fabrication technology improving -) cap took are exential -> The present frond -> Standardize. the design flow > Emphasts on low power dusque, and increased performance - Need to use computer Dided Design (cAD) took > Based on Hourdeoure. Description honguage (HDL) , How provide tornois for oupersenting the outputs of of the took transforms to the topet into a HDh Variable disign Stype affect that contains more detailed information · Behavianal level to register transfer evel · Registor transfer level to gode level · Transport fevel to the largout level. Two competing HDha REDMI NOTE 5 PRO typically using Hous with ge I from one larel of abstraction to the next DUSEGNE MI DUAL CAMERAL


Generate a nettet of origination transfer level components like register, adders, multiplere, multiplexere, devoders &c A notize & a directal graph, where the vertice indicate. components and the edge endrance Enterconnection Specification is also referred to as) A net USA Structural design Nettiet many be specifical at vorian levels. Where the components may be functional modules. Physical disign and Manufacturity generate final layout that can be sent for faborication The layout contains a longe number of sugulous geometric slopes corresponding to the different fabrication largers. Other stops on the Design Flow Standation for verification terrol verification Testability analysis the manifolded during write a versing code to Swap continte of two registing with and without a temporary regestor? with temp sucy; always @ (posedge clock) begin terest = 63 b=a) a = temp; without temp sug; REDMI NOTESTPROOLOGE chock) Comirdual CAMERA aL=6

```
Simple
                                                                                                                                                     Toldid and test the morale
 lack : Implement
                                                               using a compley
module 4/ l'input de, Enput outre, Enput , enput , output suavoi);
                                           @ (posedge elle)
  always.
  beg en
  2f (138tn)
    910-0
     e188
           if(t)
     que= nov;
   else
    endmodule.
     Test bench
 module, to;
     oug cllc
     sug t;
    I flow (the constant of the could be the constant of the const
    always # Sak = wak;
     initial
     begen zustnick, t3 <=0:
    Smontton ("T = 100+ out = 100 t= 2001, $teme, orston, t. 91)
     support (2) @ (posedge (1);
    ousdon L=4, =
    fon ( Entegen i=0; 120; i=i+1) begin
    cheg [4:0] dly - $sandon;
    # (dly)+ (= $snandom!
     End
  #20 $ finish
   End
    Endmodale
```

DATE	4-06-2020	Name:	MOUNITHA DM
Course:	PYTHON	USN:	4AL17EC055
Topic:	Application 8:Build a web-based Financial	Semester	6 [™] SEM "A" SEC
	Graph	& Section:	







Report – Report can be typed or hand written for up to two pages.

4 66 2020 Applecation 9: Build a web bosed Financial Grouph. web based francial Grouph Downloading Dodosets with python proce pandag dotareader Empart data date : Data Reader (name = "AAPL", data - source = "Yahoo" Storit - dutetime, datetime d+ = data time , datetime (2016, 3,10) df = data : Data Peodor (name = "AAPL", dota - Source = "Yahoo", Start, End = End) Stale Market Data Stort = date time (2016, 3,1) End - datetime . date time (2016, 3, 10) Stock Harket Data Dandieltik condestick charts with Bokeh quadranto df. Ender (df. close>df.open atetime Ender (['2016-03-01', '2016-03-08', 12016-03-10'] attype 'determetrs], name 'Dote', firer = look P = figure (x - axis - type = ' date time 1, width = 1000 height = 300) p. guad p. Quend condestick charte with Bolton Rectangle , aut d. Ender Edf. close = df. open J, (df. open + df. close)/2) Chours -12, abs (df. open = df. close). fell _co los = "green" line - colose = "black") next (dt. Frick Edf. clone Ldf. open J (df. open + df. close.)/ LRS, PEDMI NOTE 5 PRO. of doce) few color = "bred" MI DUAL CAMERA (me - colon "black")