DAILY ASSESSMENT FORMAT

Date:	5-06-2020	Name:	MOUNITHA D M
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC055
Topic:	Verilog Tutorials and practiceprogram Building Demo projects using FGPA	Semester & Section:	6 TH SEM "A" SEC
Github	Mounithaec055		
Repository:			


FORENOON SESSION DETAILS Image of session Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL). A hardware description Language is a language used to describe a digital system, for example, a network switch, a microprocessor or a memory or a simple flip-flop. This just means that, by using a HDL one can describe any hardware (digital) at any level. D fip-flop Code odule d_ff (d, clk, q, q_bar); put q. q_bar: q q bar; q - d: One can describe a simple Flip flop as that in above figure as well as one can describe a complicated designs having 1 million gates. Verilog is one of the HDL languages available in the industry for designing the Hardware. Verilog allows us to design a Digital design at Behavior Level, Register Transfer Level (RTL), Gate level and at switch level. Verilog allows hardware designers to express their designs with behavioral constructs, deterring the details of implementation to a later stage of design in the final design. Many engineers who want to learn Verilog, most often ask this question, how much time it will take to learn Verilog?, Well my answer to them is "It may not take more then one week, if you happen to know at least one programming language" **Design Styles** Verilog like any other hardware description language, permits the designers to design a design in either Bottom-up or Top-down methodology. & Bottom-Up Design The traditional method of electronic design is bottom-up. Each design is performed at the gate-level using the standard gates (Refer to the Digital Section for more details) With increasing INTRODUCTION 4 www.asic-world.com

complexity of new designs this approach is nearly impossible to maintain. New systems consist ASIC or microprocessors with a complexity of thousands of transistors. These tradition bottom—up designs have to give way to new structural, hierarchical design methods. Without the new design practices it would be impossible to handle the new complexity.

- Top-Down Design

The design—style of all designers is the top—down design. A real top—down design all early testing, easy change of different technologies, a structured system design and offers m other advantages. But it is very difficult to follow a pure top—down design. Due to this fact n designs are mix of both the methods, implementing some key elements of both design styles.

+ Figure shows a Top-Down design approach.



Abstraction Levels of Verilog

Verilog supports a design at many different levels of abstraction. Three of them are very import

· Behavioral level

www.asic-world.com

INTRODUCTION

Report – Report can be typed or hand written for up to two pages. Digital Design using Verillog Putarials and paractice paraprais Totalduction -) Verilog is a Hardware Description Language (40h) DFR module dell (d, clk, a, a, a, bon); toput dick output quartous; where d, de (read-19, yo perc always @ (posedge (10) begin quedi Endmodule. Design Styles -> The foraditional method of Electronic dusign is bottom-up eau dusion ex performant out the gade level using the standard hunditional bottom up alisign have to give nay to -> Truse -> The distinct distion style of all distigner is the top down dusign. A read top down dusign always Early testition Every Change of different tellusloque - Abstraction levels of verilog @ Register Prioreter Level 1 Gode level

toodelling language by Eathway Design Automotion Inc It is surrand that the ariginal longuage was disigned by taking feature from the most popular Design and Took flow Being new to Verilog you might want to try. Some Introduction Examples and try disigning. Somothing new I have cisted to took from that could be used to I have personally toried this flow and found this to be wooda'ng j'est fine four me. -> Specification: Word porocesson like wand, Knowles, Abirarad, open. I High level Design: woord person like woord. Knewter. Abiroard -> Micro Design/Low level disign: woord processoon concerto open office -> RTL coding: Vim, Emocs, con TEXT, HOL Turbonorited 3 Simulachion: Modelsin, VIS, Verlag-XL, Verincell, Finism > place and Roote; For FPGA use FPGA verdoux P&R tool ASTE took ougewire Expensive P&R took like apollo. -> Post SP valedation: Four PSIC and FRGA, the chip needle to be dested to sual Envisonment. Board design device doubles to be in place. -> Synthesis is poroces to which synthesix tool like dusign compler on symplifx tool & to rellest format Gadelevel netlist forces the syntheses tool is toller and importe onto place and owder tool on verting, notest Januar * place and Route Building Demo Porojude Using France Projects some of the FPGP projects can be FPGP tutooned such as MI DUAL CAMERASign Using VHPL

Matrix Multiplica to De Strag VHPL code for Halrix meltiplication & Doze

Implement a verilege module to count number of 0's an a langul 16 bit number in a compiles

module num-zeros for (imput Iis:0) A,

autput origin:0] zero o);

integer i;

alrowing @(A)

begin

Zeroa = 0; // iniatize could variable

for (i=0; 1216; i=11)


if PII == 1'b0)


Zeroa = zeroes + 1;

End

Endroadels

DATE	5-06-2020	Name:	MOUNITHA DM
Course:	PYTHON	USN:	4AL17EC055
Topic:	Application 9:Build a data collector web app with postgre SQL AND Flask	Semester & Section:	6 TH SEM "A" SEC





Report – Report can be typed or hand written for up to two pages. Python Application 9: Build a Dota Calledon web App with PostGneSQL and Flask + Data collector web App > postgorsal Databose web App > Forest End : HTML park KLDOCTYPE HTMLX

there lang = "en"s 2+9+1es botha collector App 4+1+1es Gready Llink hored = " 11" </heads 21 htrols der class = 1/container"; 2hts orderling heights (/hf)
2h3) please tid the Entime to get population Statistics on height (1631 Lairy </bodys Whitell -> Forentend : CSS part -> Backend : Getting user Input from flask Emport Flask, riender-template, request oupp = Flask (_ name) Capp. owete ("1") neturn oundon - templote ("index . html") def index (): if - name - == 1_ main - 1. Opp. debug = Torce > Ballend: The pust Gous QL Database Model -> Bordoard : stanting user Douta to the Databose -> Backerd : Storing Emailing Database Valeus -> Backend : Sending Statistics to Users a peploying the new application to a live Ropes Lecture: Implementing