

DAILY ASSESSMENT FORMAT

Date:	5-06-2020	Name:	MOUNITHA D M
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC055
Topic:	Verilog Tutorials and practice program Building Demo projects using FGPA	Semester & Section:	6 TH SEM "A" SEC
Github Repository:	Mounitha_-ec055		

FORENOON SESSION DETAILS

Image of session

Introduction

Verilog is a **HARDWARE DESCRIPTION LANGUAGE (HDL)**. A hardware description Language is a language used to describe a digital system, for example, a network switch, a microprocessor or a memory or a simple flip-flop. This just means that, by using a HDL one can describe any hardware (digital) at any level.



```

1 // D flip-flop Code
2 module d_ff ( d, clk, q, q_bar );
3 input d ,clk;
4 output q, q_bar;
5 wire d ,clk;
6 reg q, q_bar;
7
8 always @(posedge clk)
9 begin
10   q <= d;
11   q_bar <= !d;
12 end
13
14 endmodule

```

One can describe a simple Flip flop as that in above figure as well as one can describe a complicated designs having 1 million gates. Verilog is one of the HDL languages available in the industry for designing the Hardware. Verilog allows us to design a Digital design at Behavior Level, Register Transfer Level (RTL), Gate level and at switch level. Verilog allows hardware designers to express their designs with behavioral constructs, deterring the details of implementation to a later stage of design in the final design.

Many engineers who want to learn Verilog, most often ask this question, how much time it will take to learn Verilog?, Well my answer to them is **"It may not take more than one week, if you happen to know at least one programming language"**.

Design Styles

Verilog like any other hardware description language, permits the designers to design a design in either Bottom-up or Top-down methodology.

Bottom-Up Design


The traditional method of electronic design is bottom-up. Each design is performed at the gate-level using the standard gates (Refer to the Digital Section for more details) With increasing

complexity of new designs this approach is nearly impossible to maintain. New systems consist of ASIC or microprocessors with a complexity of thousands of transistors. These traditional bottom-up designs have to give way to new structural, hierarchical design methods. Without these new design practices it would be impossible to handle the new complexity.

Top-Down Design

The desired design-style of all designers is the top-down design. A real top-down design allows early testing, easy change of different technologies, a structured system design and offers many other advantages. But it is very difficult to follow a pure top-down design. Due to this fact new designs are a mix of both the methods, implementing some key elements of both design styles.

Figure shows a Top-Down design approach.



Abstraction Levels of Verilog

Verilog supports a design at many different levels of abstraction. Three of them are very important:

- Behavioral level

Report – Report can be typed or hand written for up to two pages.

Days Digital Design using HDL.

Verilog Tutorials and practice programs

Introduction

→ Verilog is a Hardware Description Language (HDL)



```
module dff (d, clk, q, q-bar);
    input d, clk;
    output q, q-bar;
    wire d, clk;
    reg q, q-bar;
    always @ (posedge clk)
    begin
        q <= d;
        q-bar <= 'd';
    end
endmodule
```

Design styles

- Bottom up design
- The traditional method of electronic design is bottom-up. The design is performed at the gate level using the standard gates.
- These traditional bottom up design have to give way to new structural.

Top-down design

→ The desired design style of all designers is the top down design. A real top down design always early testing. Every change of different technologies.

- Abstraction levels of verilog
 - ① Behavioral level
 - ② Register Transfer Level
 - ③ Gate level

... started initially as a proprietary hardware modeling language by Gateway Design Automation Inc.

→ It is assumed that the original language was designed by taking features from the most popular.

Design and Tool flow

Introduction

Being new to Verilog you might want to try some examples and try designing something new. I have listed to tool flow that could be used to achieve this.

I have personally tried this flow and found this to be working just fine for me.

Various stages of ASIC/FPGA

- Specification: word processor like word, Kwrite, Abiword, open office
- High level Design: word processor like word, Kwrite, Abiword
- Micro Design/Low level design: word processor like word open office
- RTL coding: Vim, Emacs, con Text, HDL Turboeditor
- Simulation: Modelsim, vcs, verilog-XL, Verimex, F888m
- Place and Route: For FPGA use FPGA vendors P&R tool. ASIC tools require expensive P&R tools like apollo.
- Post SI validation: For ASIC and FPGA, the chip needs to be tested in real environment. Board design, device drivers to be in place.

* Synthesis
→ Synthesis is process in which synthesizer tool like design compiler or synplify tool is the netlist format.

* Place and Route
Gatelevel netlist from the synthesizer tool is taken and imported into place and route tool for Verilog netlist format.

Building Demo projects using FPGA

FPGA projects: some of the FPGA projects can be FPGA tutorially such as what is programming.
Matrix Multiplication Design using VHDL
code for Matrix multiplication is given below.


Implement a verilog module to count number of 0's in a
Task 16 bit number in a compiler


```
module num_zeros_for (input [15:0] A,  
    output reg [4:0] zeros);  
    integer i;  
    always @ (A)  
    begin  
        zeros = 0; // initialize count variable  
        for (i = 0; i < 16; i = i + 1)  
            if (A[i] == 1'b0)  
                zeros = zeros + 1;  
    end  
endmodule
```



DATE	5-06-2020	Name:	MOUNITHA DM
Course:	PYTHON	USN:	4AL17EC055
Topic:	Application 9:Build a data collector web app with postgre SQL AND Flask	Semester & Section:	6 TH SEM "A" SEC

AFTERNOON SESSION DETAILS

Image of session







Lectures More



Section 32 - Application 10: Build a Data Collector Web ...



258

✓ Data Collector Web App - How Th...

Video - 02:59 mins - Resources (1)



259

✓ PostgreSQL Database Web App w...

Video - 06:08 mins



260

✓ Frontend: HTML Part

Video - 14:52 mins



260

✓ Frontend: CSS Part

Video - 10:11 mins



261

Backend: Getting User Input

Video - 17:31 mins



263

Backend: The PostgreSQL Database ...

Video - 18:17 mins



264

Backend: Storing User Data to the Da...

Video - 19:14 mins



Lectures More



260 ✓ Frontend: CSS Part

Video - 10:11 mins



261

✓ Backend: Getting User Input

Video - 17:31 mins



263

✓ Backend: The PostgreSQL Databa...

Video - 18:17 mins



264

✓ Backend: Storing User Data to the ...

Video - 19:14 mins



265

✓ Backend: Emailing Database Valu...

Video - 11:14 mins



266

✓ Backend: Sending Statistics to Us...

Video - 16:00 mins



267

✓ Deploying the Web Application to ...

Video - 29:42 mins - Resources (1)



268

Bonus Lecture: Implementing Downl...

Video - 20:50 mins - Resources (1)



Report – Report can be typed or hand written for up to two pages.

Day 16

Python

Application 9: Build a Data Collector web App with PostgreSQL and Flask.

- Data collector web App
- PostgreSQL Database web App
- Frontend: HTML part

```
<!DOCTYPE html>
<html lang = "en">
<title> Data Collector App </title>
<head>
<link href = "">
</head>
<body>
<div class = "container">
<h1> collecting heights </h1>
<h2> please tell the Entire to get population Statistics
on height </h2>
</div>
</body>
</html>
```

→ Frontend: CSS part

→ Backend: Getting user Input from flask import Flask, render_template, request

```
app = Flask(__name__)
```

```
@app.route("/")
```

```
def index():
    return render_template("index.html")
```

```
if __name__ == '__main__':
```

```
    app.debug = True
```

```
    app.run()
```

→ Backend: The PostgreSQL Database Model.

→ Backend: Storing user Data to the Database

→ Backend: Storing Emailing Database Values

→ Backend: Sending Statistics to users

→ Deploying the web application to a live

Bonus Lecture: Implementing

