

DAILY ASSESSMENT FORMAT

Date:	1-06-2020	Name:	MOUNITHA D M
Course:	DIGITAL DESIGN USING HDL	USN:	4AL17EC055
Topic:	Industry Application of FPGA FPGA Business fundamental FPGA Basics A look under the Hood FPGA V/S ASIC Design flow	Semester & Section:	6 TH SEM "A" SEC
Github Repository:	Mounithaec055		









Mounitha DM

is here by awarded the certificate of achievement for the successful completion of

Step into Robotic Process Automation

during GUVI's RPA SKILL-A-THON 2020

Valid certificate ID 5Q91W90ox107b0m12n

Verified certificate issue on June 1 2020

S.P.Balamurugan Co-founder, CEO

Verify certificate at www.guvi.in/certificate?id=5Q91W90ox107b0m12n

In association with



Report – Report can be typed or hand written for up to two pages. 1 6 2020 Dégital Design 08ing HDL Day-1 Foodustry Application of FRCAP -> The analyzed qu details en three moun areas -> digital neal time sotuation, advanced control techniques -> Electrical quistrumention, with focus on Mechabonics - Pobotics and power system design PPGA Brushoeve Fundamental CONC -> low cost per out -> High non recurring Engineering > LOW power consumption -> No+ flexible -cannot be appro of Hegy performance -> Complex disign flow -> Small unit Size __ Long time to market -> Reprogrammable and Fletsible Why FPERA? a paraut longerity -> Reduced Time to Hanket -> Montret Size optimized Reduced Time to Market Developing and prototying on speak can rudus specifically in Emerging markets where standards h not get been defined Software Enables our Handware

Software Enables our Handware

The heavily invests to quants because it is

paramount to the success of our FPGAS ON

Paramount to play in the FPGA market)

To order to play in the FPGA market

Companie need to that have good tooks

Companie need to the first have good tooks

The content of the first have good tooks

The companies need to the first have good tooks


The content of the first have good tooks

The companies need to the first have good tooks


The content of the first have good to the f > FROID WORKET 28 a grapoint perant 6

Course Summones ASIC VS. ASSP VS. FAGA FPGA'S broad customer base -> Impostance of guarto -) Future with Entel For Mare Enformation. -> FPGAS for Duomoer FPGA VE ASTC Derign Flow > If you are an Exposienced. PSIC designer brank itaining to EPGAS. this cause who hap you reduce your Coosinfrog cuevre by leveraging your ASIC Experience -M Careful attention to how FRGAS are different from ASTES WAN help you counte a just and reliable FRAA After completing this module, you were able to · Desceribe Kuy difference between PSIC and EPGA dosign flows -> Deriga methodology -> Verification techniques -> Test generation cogéc -> Tools ASIC Derign from -> ASTC tooks one generally driven by Scripto > post - Synthesis state tening analysis and Equivalency chooling are muste for Sign-off 10 fourtres ASIC implentation REDMINOTE 5 PRO MI DUAL CAMERASIC fedenology and only

- An gotraductory look Ensell Field programmble Gare assay ? Strong the and realings of FREAS -) How Fryas work * FPGAS belong Ottigred in more and more applicating FPLA bosed System makes saye for you What are the most Emportaint things you should 10 Get out of the saftwarer mondset - you're not variting Software. @ plan for lots of bugg - Yes, plan for thous. They are going to happen way more than gay Experter . If you're newbie develop er, you need to Tell in Someone that has experience with FPGA tengassas @ Application specific realities, An FRAA to a constly 2 orgital las configurable ASIC, I say record because there are analog and mixed Signal aspects to rooden Frank > I muan that at the core, of Et you're designing a dégétal cagé circuit, as En AND, OR, NOT, foip teaps × P3 >> A Do >> Strengths | best Suited for citte of what well mide to worthwate to start on FPGA comes down to the cow level functions being performed within the device. De REDMINOTE 5 PRO you need to practed several Enpois Chan MIDUAL CAMERA ation




DATE	1-06-2020	Name:	MOUNITHA DM
Course:	PYTHON	USN:	4AL17EC055
Topic:	Application6:Build a webcam motion	Semester	6 TH SEM "A" SEC
	detector	& Section:	









Report – Report can be typed or hand written for up to two pages. 1 6 2020 Python. Day 12 Application 6: Build a weblam Motion Detector Empost (V2, time Video = CV2 «Videocoption (0) 0:0 volide Tome; a=a+1 There, frame = video, read!) gray = CV2, Cutalon (frome, CV2, Colon_BGRAGEAU) (12 o Enshow ("capturing "gray) Key - CV2. worthey (1) Pornt (goray) if key = = ord ('Q'); Portota) Video, russel) CUZ a destoray Accusinate N for courter in ints, if CN3 = countourarea (countous) 21000; Continue (x, V, w, h) = CV2, bound Rest (countous) Couptwing Motion Time key = cv2 , wontky(1) if key = = ord ('Q'); (+82) - subo +2) + n3rd Vedro , releasel) OREDMI NOTE 5 PRO (LED (temas), 2) of MI DUALCOAMERA (S'Start"; temes (i) "End"; times [i+i] 29 nove - Endex = Tures?