

DAILY ASSESSMENT FORMAT

Date:	2-06-2020	Name:	<u>Poorvi j</u>
Course:	Digital design using hdl	USN:	<u>4a17ec071</u>
Topic:	1.fpga basics architecture ,application and uses. 2.verilog h dl basics 3.test bench waveform 4.task2	Semester & Section:	6 th b
Github Repository:	<u>Poorvi-2000</u>		

FORENOON SESSION DETAILS

youtube.com/watch?v=F65QSRMfh1o
Search

```

module testbench;
  reg a, b, c; wire sum, cout;
  full_adder FA (sum, cout, a, b, c);

  initial
    begin
      $monitor ($time, " a=%b, b=%b, c=%b, sum=%b, cout=%b",
        a, b, c, sum, cout);
      #5 a=0; b=0; c=1;
      #5 b=1;
      #5 a=1;
      #5 a=0; b=0; c=0;
      #5 $finish;
    end
endmodule
          
```

0	a=x	b=x	c=x	sum=x	cout=x
5	a=0	b=0	c=1	sum=1	cout=0
10	a=0	b=1	c=1	sum=0	cout=1
15	a=1	b=1	c=1	sum=1	cout=1
20	a=0	b=0	c=0	sum=0	cout=0

It this is the first approach and this kind of test bench you have already seen earlier

Up next

MODELING FINITE STATE MACHINES
Hardware Modeling Using Verilog
6.2K views • 2 years ago

Verilog HDL Basics
Intel FPGA
109K views • 2 years ago

An Example Verilog Test Bench
CompArchIllinois
53K views • 6 years ago

Verilog System Tasks (\$display, \$monitor, \$strobe, \$time, \$writeb, \$fwrite, \$fdisplay, \$fmonitor, \$fmonitorb, \$fmonitorh, \$fmonitorl, \$fmonitorr, \$fmonitorw, \$fmonitorx, \$fmonitory, \$fmonitorz, \$fmonitorh, \$fmonitorl, \$fmonitorr, \$fmonitorw, \$fmonitorx, \$fmonitory, \$fmonitorz)
You Can Learn
3.2K views • 1 year ago

Hardware Modeling using Verilog
Computer Science and Engineering

The Art of Code - Dylan Beattie
NDC Conferences

WRITING VERILOG TEST BENCHES

8 516 views • 8 Sep 2017

70

1

CLAUDE

SAVE


X — X — X — X
2-06-2020 :- "FPGA Basics Architecture, applications
and uses.

FPGA is an internal circuit that consists of external hardware blocks with the user programmable interconnects to customize operation for a specific application.

→ FPGA has look → PROMs & PLDs

→ FPGA architecture consists of thousands of fundamental elements called configurable logic blocks.

→ FPGA use the high speed search: Huffman coding using Huffman's data compression algorithm.



Verilog HDL Basics

It is type of behavioural modelling for the purpose of synthesis

module module_name(port_list);

Port declarations

data type declarations

Circuit functionality

timing specifications

endmodule

variable data type → element to store data temporarily

net data type → physical interconnect b/w structures

→ type
→ wire

ex: module clr_glu

{

output reg clr

;

initial clr = 1'b0;

always

#(period) clr = ~clr;

initial #100 \$finish

endmodule

Procedural Assignments: ① Blocking (=) ② Non blocking (<=)

→ Verilog test bench code to verify the design under test

module full_adder(s, a, b, c);

input a, b, c;

output s, co;

assign s = a ^ b ^ c;

assign co = (a & b) | (b & c) | (c & a);

endmodule

module testbench

reg a, b, c; wire sum, cout;

full_adder fa(sum, cout, a, b, c);

initial

begin

\$monitor(\$time, "a=%b, b=%b,

c=%b, sum=%b, cout=%b",

a, b, c, sum, cout);

#5 a=0, b=0, c=1;

#5 b=1;


#5 a=1;

#5 a=0, b=0, c=0;

end

endmodule

Task day 2 Implement a 4:1 mux and write the test bench code to verify the module



• using assign statement

```
module mux_4to1_assign (input [3:0] a,
                        input [3:0] b,
                        input [3:0] c,
                        input [3:0] d,
                        input [1:0] sel,
                        output [3:0] out);
```

```
    out[3:0] = sel[1] ? (sel[0] ? a : c) : (sel[0] ? b : d);
endmodule.
```

using case statement

```
module mux_4to1_case (input [3:0] a,
                      input [3:0] b,
                      input [3:0] c,
                      input [3:0] d,
                      input [1:0] sel,
                      output reg [3:0] out);
```

always @ (a or b or c or d or sel) begin

case (sel)

2'b00: out <= a;

2'b01: out <= b;

2'b10: out <= c;


2'b11: out <= d;

endcase

end

endmodule.

Hardware Schematic



```
module tb_4to1_mux;
```

```
  reg [3:0] a;
```

```
  reg [3:0] b;
```

```
  reg [3:0] c;
```

```
  reg [3:0] d;
```

```
  wire [3:0] out;
```

```
  reg [1:0] sel;
```

```
  integer i;
```

```
  mux_4to1_mux m0 (
```

```
    .a(a),
```

```
    .b(b),
```

```
    .c(c),
```

```
    .d(d),
```

```
    .sel(sel),
```

```
    .out(out);
```

```
  endmodule
```

```
  $monitor ("[bot] sel = %0h a = %0h b = %0h (-%0h",
```

```
    d = %0h out = %0h, $time, sel, a,
```

```
    sel <= 0;
```

```
    a <= $random;
```

```
    b <= $random;
```

```
    c <= $random;
```

```
    d <= $random;
```

```
  for (i = 1; i < 4; i = i + 1) begin
```

```
    #5 $finish;
```

```
  end
```

```
endmodule
```

Date: 2 June 2020

Name: poorvi j

Course: python


USN: 4al17ec071

Topic: sec30

Sem & Sec: 6th b

AFTERNOON SESSION DETAILS

Image of session



2-06-2020 Sec: 30. Scrape Real Estate property
Data from the web

→ Jupyter Notebook

1. Import request
2. from bs4 import BeautifulSoup

```
In[7] r = requests.get("http://www.century21.com/real-estate/  
rock-spring-wy/lewyrockspring")  
c = r.content
```

```
In[7] Soup = BeautifulSoup(c, "html.parser")  
print
```

```
In[7] a0 = Soup.find_all("div", {"class": "propertyRow"})
```

```
In[7] a0[0].find("div", {"class": "prop Price"}).text.replace  
("\n", "").replace(" ", "")
```

\$725,000

In[]: for item in all:

Print(item.find("h4", {"class": "PropBpca"}).
text.replace("\n", " ").replace(" ", " ")

~~Print(item.find_all("span", {"class": "PropAddress"}).
[0].text)~~

Print(item.find_all("span", {"class": "PropAddress"}).
[0].text)

try:

~~Print(item.find("span", {"class": "RefObjec"}).
find("b").text)~~

except:

~~Print(" ")~~ Print("none")

Print(" ")

* Extracting elements without unique.

for column_group in item.find_all("div", {"class":
"column-dropt"}):

Print(column_group)

for feature_group, feature_name in zip(
column_group.find_all("span", {"class":
"feature-dropt"}), column_group.find_all(
"span", {"class": "feature-name"})):

Print(feature_group.text, feature_name.text)

if "hot size" in feature_group.text:

Print(feature_name.text)

Print(" ")

Summary

learnt extract Real estate property data from the web.

using the BeautifulSoup, Pandas.

* learnt on scrolling through webpage.

also saving the extracted data in CSV file.

X — X — X — X

Python excersise program:

```
import cv2, time
```

```
first_frame = None
```

```
video = cv2.VideoCapture(0)
```

```
while True:
```

```
    check, frame = video.read()
```

```
    gray = cv2.cvtColor(frame, cv2.COLOR_BGR2GRAY)
```

```
    gray = cv2.GaussianBlur(gray, (21, 21), 0)
```

```
    if first_frame is None:
```

```
        first_frame = gray
```

```
delta_frame = cv2.absdiff(first_frame, gray)
thresh_frame = cv2.threshold(delta_frame, 30, 255, cv2.THRESH_BINARY)[1]
thresh_frame = cv2.dilate(thresh_frame, None, iterations = 2)
```

```
(cnts, _) = cv2.findContours(thresh_frame.copy(), cv2.RETR_EXTERNAL,
cv2.CHAIN_APPROX_SIMPLE)
```

```
for contour in cnts:
    if cv2.contourArea(contour) < 1000:
        continue
    (x, y, w, h) = cv2.boundingRect(contour)
    cv2.rectangle(frame, (x, y), (x + w, y + h), (0, 255, 0), 3)
```

```
cv2.imshow("Gray Frame", gray)
cv2.imshow("Delta Frame", delta_frame)
cv2.imshow("Threshold Frame", thresh_frame)
cv2.imshow("Color Frame", frame)
```

```
key = cv2.waitKey(1)
print(gray)
print(delta_frame)
```

```
if key == ord('q'):
    break
```

```
video.release()
cv2.destroyAllWindows
```

