

## Morning session

Date - 28 May  
 Course - Logic design  
 Repository - Rashmi.K

Name - Rashmi, R.K  
 USN - 4AL18AE043  
 sem - IV sem

### Report

Analysis of clocked sequential circuits  
 (with D flip flop)

step 1 - find out the i/p & o/p eq<sup>n</sup>

$$D_A = \bar{x}Q_A + Q_B$$

$$D_B = \bar{Q}_A Q_B$$

$$y = \bar{x}Q_B + xQ_A$$

$$D(Q_{n+1}) = Q_A^+ = D_A$$

$$Q_B^+ = D_B$$

step 2 - state table

P.S -

N.S -

$Q_A$	$Q_B$	$x$	$Q_A^+$	$Q_B^+$	$y$
0	0	0	0	0	1
0	0	1	0	0	0

$$Q_A^+ = D_A = \bar{x}Q_A + Q_B$$

$$= 0 \cdot 0 + 0 \cdot 0$$

$$Q_B^+ = D_B = \bar{Q}_A Q_B$$

$$= 1 \cdot 0 \cdot 0$$

$$y = 1 \cdot 1 + 0 \cdot 0 = 1$$

step 3 state diagram

Learning sequential logic diagram for a digital clock - 14