DAILY ASSESSMENT FORMAT

Date:	04-06-2020	Name:	Sahana S R
Course:	Digital design using HDL	USN:	4al17ec083
Topic:	Hardware Modeling Using Verilog	Semester	6 th sem
	•FPGA and AISC Interview	& Section:	B sec
	Questions		
Github	sahanasr-coures		
Repository:			

FORENOON SESSION DETAILS Image of session Course on Hardware Modeling using Verilog

Main Objectives of the Course

Hardware Modeling Using Verilog


- 1. Learn about the Verilog hardware description language.
- Understand the difference between behavioral and structural design styles.
- 3. Learn to write test benches and analyze simulation results.
- 4. Learn to model combinational and sequential circuits.
- 5. Distinguish between good and bad coding practices.
- 6. Case studies with some complex designs.













First Planar IC (1961) and Intel Nehalem Quad Core Die






Hardware Modeling Using Verilog



Moore's Law


- Exponential growth
- Design complexity increases rapidly
- Automated tools are essential
- Must follow welldefined design flow








Hardware Modeling Using Verilog



CMOS (up to 22nm)



FinFET (14nm)




QUANTUM?





Hardware Modeling Using Verilog





Other Steps in the Design Flow

- Simulation for verification
 - At various levels: logic level, switch level, circuit level
- Formal verification
 - Used to verify the designs through formal techniques
- Testability analysis and Test pattern generation
 - Required for testing the manufactured devices





Hardware Modeling Using Verilog



Report – Report can be typed or hand written for up to two pages.

```
Introdution
  Hardware Modeling Using Verilog
NLSI Design Process
· Design Complexity increasing stopidly . Theposeent tread
-> Moore 'S Law
 · Exponential grouth · Design Complexity 1 910 pidly . Automated tools are essential · Must follow well-
 defing flow.
-> ULST Design flow
 · Standardized design procedure
· Encompasses many steps.

- Specification - Systhesis - Simulation - Layout
 - Need to use Computer Aided Design (CAD) tools
> Two Competing HDLs
 Votilog VADL
-> Simplistic View of design flow
- Stepsin the Design flow
  Behavioral design . Data path design
   · Logic design
   . Physical design and Manufacturing
-> other steps in the design flow
   · Formal Uvification Testablity analysis and
Test pattern generation
2 FPGA and ASIC Inturiew question.
3. T-Hipflop
module the (input (k, input sist, input t. outputsing a)
 always@ (posedge clock)
  pediu
                        dse di <= au;
    Q1 L= 0:
                           end
                          endmodule
Sscanned With CamScanner
```

