


## DAILY ASSESSMENT FORMAT

Date:	01-06-2020	Name:	Sahana S R
Course:	Digital design using HDL	USN:	4a17ec083
Topic:	<ul style="list-style-type: none"> <li>•Industry Application of FPGA</li> <li>•FPGA Business Fundamental</li> <li>•FPGA vs FPGA design flow</li> <li>•FPGA basics A look under the hood</li> </ul>	Semester & Section:	6 <sup>th</sup> sem B sec
Github Repository:	sahanasr-course		

### FORENOON SESSION DETAILS

Image of session



## FPGA versus ASIC Design Flow


# Design Flow

- ASIC and FPGA design and implementation methodologies differ somewhat
  - Xilinx FPGAs provide for reduced design time and later bug fixes
    - No design for test logic is required
    - Deep sub-micron verification is done
    - No waiting for prototypes
- Coding style
  - For high-performance designs, FPGAs may require some pipelining
  - When retargeting code from an ASIC to an FPGA, the code usually requires optimization (instantiation)




## ASIC Design Flow

- ASIC tools are generally driven by scripts
- Post-synthesis static timing analysis and equivalency checking are musts for sign-off to foundry
- Verification of deep sub-micron effects is required for ASICs  
Internal, deep sub-micron effects are already verified for Xilinx FPGAs



## FPGA Design Flow

- FPGA tools are generally GUI-driven, pushbutton flows
  - FPGA tools also have scripting capabilities
- After the design passes behavioral simulation and static timing analysis, verification is completed most efficiently by verifying in circuit
  - Fast turnaround times
  - Static timing analysis is used to verify timing of the design
  - Timing simulation is supported
  - This is a simplified/typical design flow



# ASIC Implementation

## Create HDL


Optimized for ASIC technology and area

## Synthesis

- Primarily driven by scripts
- Synopsys design compile
- Design for test logic insertion (BIST, Scan, and JTAG)

## Place & route

Foundry tools, Cadence, AVANT



# FPGA Implementation

## Create HDL


- Optimized for Xilinx FPGAs and performance

## Synthesis

- Synopsys, Mentor, XST
- Pushbutton flow with scripting capabilities

## Place & route

- Completed by the user
- Xilinx implementation tools – ISE® software
- Pushbutton flow, scripting capabilities





**Sahana S R**

is here by awarded the certificate of achievement for  
the successful completion of

**Step into Robotic Process Automation**

during GUVI's RPA **SKILL-A-THON** 2020

  
S.P. Balamurugan

Co-founder, CEO

Valid certificate ID 5G0k1E995y2811015Y

Verified certificate issue on June 1 2020

Verify certificate at [www.guvi.in/certificate?id=5G0k1E995y2811015Y](http://www.guvi.in/certificate?id=5G0k1E995y2811015Y)

In association with





Day -1

1. Verilog Code for NAND gate using gate level



```
module NAND-gate-level (output Y, input A, B);  
  wire Yd;  
  and (Yd, A, B);  
  not (Y, Yd);  
endmodule
```

2. Data flow modeling

```
module NAND-gate-data-flow (output Y, input A, B);  
  assign Y = ~(A & B);  
endmodule
```

3. Behavioral Modeling

A	B	Y (A and B)
0	0	1
0	1	1
1	0	1
1	1	0

```
module NAND-gate-behavioral (output reg Y, input A, B);  
  always @ (A or B) begin  
    if (A == 1'b1 & B == 1'b1) begin  
      end  
    else  
      Y = 1'b1;  
    end  
  end  
endmodule
```

Testbench of NAND gate Verilog

end behavioral Instance0(Y, A, B)

initial begin

A=0; B=0;

#1 A=0; B=1;

#1 A=1; B=0;

#1 A=1; B=1;

end initial begin

\$monitor ("t | A = %d | B = %d | Y = %d", \$time,

A, B, Y);

\$dumpfile ("dump.vcd");

\$dumpvars();

end

endmodule

Data flow modeling is a higher level of abstraction. This helps as gate-level modeling becomes very complicated for large circuits.

