


DAILY ASSESSMENT FORMAT

Date:	02-06-2020	Name:	Sahana S R
Course:	Digital design using HDL	USN:	4al17ec083
Topic:	•FPGA Basics Architecture	Semester	6 th sem
	Application and Uses	& Section:	B sec
	 Verilog HDL Basics by intel 		
	Verilog testbench code to verify		
	the design under test (DUT)		
Github	sahanasr-course		
Repository:			





Function Definition - Multiplier Clock Enable Clock Enable function [15:0] mult; input [7:0] a, b; reg [15:0] r; module dff_ena (integer i; input d, enable, clk; begin output reg q if(a[0] == 1)r = b;else /* If clock enable port does not exist in r = 0;target technology, then a mux in for (i = 1; i <= 7; i = i + 1) begin front of the d input is generated */ **if** (a[i] == 1) r = r + b << i: always @(posedge clk) end if (enable) mult = r; q <= d; end endfunction endmodule ANTERA. @X11



Report – Report can be typed or hand written for up to two pages.

Day 2 What is Voulog TEEE industry standard. Hardware Description Language. Used to describe a digital System. Use in both hardweve Simulation & Synthesis · Behavior Modeling Only the functionality of the Corcuit, no stoucture Systhisis tool creates Connect logic. Structural Modeling Functionality and Structure of the Concent Call out the Specific hardware . More Terminology -> Register Transfer Level -> Synthesis -> RTL Synthesis Vouilog-Basic Modeling Structure Data Types : Net datatype Module Instantiation Port Connection Rules · Operator precedente Parametor Arithematic Operators . Relation operators Equality operators · Logic operators shift operators . Miscellaneous opulator Full Add UT module full-adder (9, co. a.b.c); input a.b. C. output S, co; assign 3 = albic; CSscalled With Camspanner (abb) 1 (b&c) 1 (caa)

```
module shiftneg_ Hoit (clock, client, A, E);
  input clock, clian, A;
  output sug Ej
 always @ (posedge clock or negeologe char)
  949 B C, D;
  begin
   ih (! clean) begin
     B = 0; C = 0; D = 0; E = 0;
    end
   dee begin
        end
     end
    endmodue
 Automatic Verification of output
module full addis (a. b.c. 3 Cout)
   Input a.b. Ci
  output S.Co
  assign S = a^{\lambda}b^{\lambda}C;
  endmodule
->Synchmonous and Asynchmonous
-> Program Structure
      Design module
                           Test module
Scanned with CamScanner
```

4 to 1 Multipleaux

A multipleaux is a digital element that transfe data from one of the Nanputs to the output based on the Select Signal. The Case Shown below is when

Negruals 4. 03:07 b[3:0] / 14d out[4:0] C[3:0] / mux d[3:0] Sal 3:0]_

Assign Statement

module mux_4 to 1-assign (input (3:0) a, input (3:0) b, input [3:0]c, input [3:0]el, input[1:0]sel, output[3:0]ad)

assign out = Sel[i] ? (Sel[o]?d:a): (Sel[o]?b:a); endmodule

Case Statement

module mux 4 to 1 - case (input (3:0) a. input[3:0] b Enput (3:0) c, input [3:0]d. input [1:0] Sel. output (3:0) at)

always @ (a on bon c on don sel)

begin case (Sel

& boo : out <= a;

a bol : out <= b;

8. b10 : out < = c;

8. bil : ad <= d;

and case

end module.

