

10-Sep-2020

Electrodynamics : An
introduction.

by R. Sindhu - Course.

Sindhu.S

ANILBEL049

5th sem; A' see

- Introduction to electromagnetism and its application to materials Science.

- The operator ∇ :-

$$\frac{\partial T}{\partial x} = \frac{\partial T}{\partial x'} \cos \theta - \frac{\partial T}{\partial y'} \sin \theta$$

$$= \frac{\partial}{\partial x} = \frac{\partial}{\partial x'} \cos \theta - \frac{\partial}{\partial y'} \sin \theta$$

- The differential equation of heat flow
→ heat flow in slab

$$J = k (T_2 - T_1) \frac{A}{d}$$

- second derivatives of vector fields

$$\nabla \cdot (\nabla T) = \nabla^2 T$$

$$\nabla \times (\nabla T) = 0$$

$$\nabla (\nabla \cdot h)$$

$$\nabla \cdot (\nabla \times h) = 0$$

$$\nabla \times (\nabla \times h)$$

$$\nabla^2 h = (\nabla^2 h_x, \nabla^2 h_y, \nabla^2 h_z)$$

=

It falls :-

$$\nabla \psi \times \nabla \phi \neq 0 \quad \forall \quad \nabla \psi \times \nabla \phi = 0$$

The two operators ∇ are not equal because the first one operates on one function, ψ ; the other operates on a different function, ϕ ;

Course: - Hardware Description Languages for FPGA Design
Date: - 10-Sep-2020
AA18EC049
5th sem; A
Section

- BCD DECade Counters / 4-bit binary Counters
- Synchronous 4-bit Binary Counters.
- VHDL 4 LS163 Binary Counters
- VHDL Make a Memory
- VHDL Finite state Machine.

Mission 2-005

```
library ieee;  
use ieee.std-logic-1164.all;  
entity FSM is  
port (In1: in std-logic;  
      RST: in std-logic;  
      CLK: in std-logic;  
      Out1: inout std-logic;  
end FSM;
```

- VHDL ALU: -
Mission 2-005

LIBRARY IEEE;

USE IEEE.STD-Logic-1164.ALL;

USE IEEE.Numeric-STD.ALL;

USE IEEE.STD-Logic-Unsigned.ALL;

Entity ALU IS

PORT (Op Code : IN std-logic-vector
(2 DOWNTO 0); A, B : IN STD-

Logic-vector (31 DOWNTO 0);

Y : OUT std-logic-vector (31 DOWNTO 0));

END ALU;