

Course :- Hardware Description languages  
for FPGA Design.

ANALBEC049  
5<sup>th</sup> Sem  
Sindhu.S.

Date :- 08-Sep-2020

E.R :- Sindhu-Course.

• The parts of a VHDL file are.

- Library
- Entity
- Architecture.

• Submitting VHDL programming Assignments

→ Write VHDL code

→ Download from Coursera

→ place files in Modelsim project directory.

→ Run testbench simulation in Modelsim

→ upload the myvector.out file and your .Vhd file to Coursera

- VHDL 2-bit Comparator
- VHDL Correct Errors



## VHDL Majority Vote:-

Mission 2-002.

Using VHDL, design a Majority Vote Circuit, which outputs a logical 1 only if 2 @ more of 3 inputs are a 1. Using the entity below also given in AAC2M1/P4. Vhd, Create the architecture.

## VHDL 1-bit full adder:-

```
library ieee;  
use ieee.std_logic_1164.all;  
entity Full Add is port (A, B,  
    Cin: in std_logic; Sum,  
    Cout: out std_logic);  
end Full Add;
```