

Course :- Hardware Description languages for
FPGA Design.

Date :- 04-Sep-2020

Sindhu.S

- Introduction to the Course :-
 - Introduction to the hardware FPGA Design.
- Why learn VHDL ?
 - VHDL is a widely used design language.
 - VHDL is a structured language for logic design.
- FPGA Design Flow :-
 - Describing a hardware circuit implementation that your tool chain will eventually interpret and synthesize into FPGA logic cells.
 - Explore FPGA design entry options.
- Introduction to VHDL :- state Machine
 - establish motivation for learning VHDL
 - Reinforce Key Concepts

→ Introduction to VHDL coding.

- FPGA Design for Embedded systems.
→ History and definition of VHDL

- VHDL Assignments: signals and variables.

→ operators: add, multiply and every body shift to the left.
(Deal of)

- VHDL Rules and Syntax:-

→ Create readable code style by using
• Spaces, tabs.

- other readable code sources as ex
→ Library, Entity, Architectures.

- VHDL in Modelsim: Code and instal

- How to download an HDL Simulator Modelsim from Mentor graphics

- How to install Modelsim on your pc