

①

Date:- 3rd June 2020 Name:- Boojary sushant
courses:- Digital Design with HDL USN:- 4AL18EC400

Topic:- EDA Playground online compiler,
EDA Playground Tutorial Demo Sem:- 6th sem. B
video, How to Download &

Report - EDA Playground Tutorial Demo
Implement Inverter Using The EDA Tool

```
module Inverter (y,a);  
    output y;  
    input a;  
    assign y = ~a;  
endmodule
```

Test bench code

```
timescale 1ns/1ps  
module testbench();  
    reg a;  
    wire y;  
    Inverter inv1(a,y);  
    initial begin  
        a = 1'b1;  
        $display("a = %b", a);  
    end  
endmodule
```

Ripple carry counter

```
module ripple_counter_4bit (q, clk, reset);  
    input clk, reset;  
    output [3:0] q;  
    T_FF tff0(q[0], clk, reset);  
    T_FF tff1(q[1], q[0], reset);
```

T-FF tff2 (q[2], q[0], reset);

T-FF tff3 (q[3], q[2], reset);

endmodule

module T-FF (q, clk, reset);

input clk, reset;

output q;

wire d;

D-FF dff0 (q, d, clk, reset);

not n1 (d, q);

endmodule

module D-FF (q, d, clk, reset);

input d, clk, reset;

output reg q;

always@ (negedge clk or posedge reset)

begin

if (reset)

q <= 1'b0;

else

q <= d;

end

endmodule

Test bench

module test

reg clk, reset;

wire (3:0) q;

ripple ~~car~~ carry-counter rcd (q, clk, reset);

initial begin

\$dumpfile ("dump.vcd");

\$dumpvars (1, test);

clk = 1'b0;

reset = 1'b1;

#10 reset = 1'b0;

#200;

end

always #5 clk = ~clk;

endmodule

Task Day 3

Implement 4to1Mux using two 2:1 mux using structural modeling style & test the module in online/offline compiler

Code:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux2-1 is
Port (A,B: in STD_LOGIC;
      S: in STD_LOGIC;
      Z: out STD_LOGIC);
end mux2-1;
```

architecture Beh structural modeling of mux2-1 is

```
begin
Process (A,B,S) is
begin
if (S='0') then
Z <= A;
else
Z <= B;
end if
end process;
end Behaviour;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux4-1 is
Port (
A,B,C,D: in STD_LOGIC;
S0,S1: in STD_LOGIC;
Z: out STD_LOGIC;
```

};

end mux4-1;

architecture Structural of mux4-1 is

component mux2-1

Port(A,B: in STD-LOGIC;

S: in STD-LOGIC;

Z: out STD-LOGIC;

end component;

signal temp1, temp2: std-logic;


begin

m1: mux2-1 port map(A,B,S0,temp1);

m2: mux2-1 port map(C,D,S0,temp2);

m3: mux2-1 port map(temp1,temp2,S1,Z);

end structural;



Verilog on EDA Playground Starting Tutorial

6.4K views · 2 years ago



51



1



Share



Download



Save



King X KoK

4.02K subscribers

SUBSCRIBE


Comments 10



Add a public comment...

Up next

Autoplay ☐



14:23



Verilog Tutorial 1 -- Ripple Carry Counter

EDA Playground · 58K views · 6 years ago

(3)

Date: 3 June 2020

Name: Poo'jary sushant

Course: Python

USN: 4AL18EC400

Topic: Build a web-based
Financial graph

Sem: 6th sem 'B' sec

```
from flask import Flask, render_template
```

```
app = Flask(__name__)
```

```
@app.route('/plot/')
```

```
def plot():
```

```
    from pandas_datareader import data
```

```
    import datetime
```

```
    import fix_yahoo_finance as yf
```

```
    yf.pdr_override()
```

```
    from bokeh.plotting import figure, show, output_file
```

```
    from bokeh.embed import component
```

```
    from bokeh.resources import CDN
```

```
    start = datetime.datetime(2015, 11, 1)
```

```
    end = datetime.datetime(2016, 3, 10)
```

```
    df = data.get_data_yahoo(tickers="GOOGL", start=start, end=end)
```

```
    def inc_dec(c, o):
```

```
        if c > o:
```

```
            value = "Increase"
```

```
        elif c < o:
```

```
            value = "Decrease"
```

```
        else:
```

```
            value = "Equal"
```

```
        return value
```

```
    df["status"] = [inc_dec(c, o) for c, o in zip(df.close, df.open)]
```

```
    df["middle"] = (df.open + df.close) / 2
```

```
    df["Height"] = abs(df.close - df.open)
```

01).
 1).
 2).
 p.react(df.index[df.status=="Increase"], df.Middle[df.status=="Increase"],
 df.Height[df.status=="Increase"], fill_color="#CCFFFF", line_color="black")
 p.react(df.index[df.status=="Decrease"], df.Middle[df.status=="Decrease"],
 df.Height[df.status=="Decrease"], fill_color="#FF3333", line_color="black")

script, div = components(p)

cdn_js = con.js_files[0]

cdn_css = con.css_files[0]

return render_template("plot.html",

script=script,

div=div,

cdn_css=cdn_css,

cdn_js=cdn_js)

@app.route('/')

def home():

return render_template("home.html")


@app.route('/about')

def about():

return render_template("about.html")

if __name__ == "__main__":

app.run(debug=True)



🔍	Course content	Overview	Q&A
<hr/>			
Section 1: Introduction		▼	
5 / 5 12min			
<hr/>			
Section 2: The Basics: Small Program		▼	
4 / 4 15min			
<hr/>			
Section 3: The Basics: Data Types		▼	
26 / 26 26min			
<hr/>			
Section 4: The Basics: Operations with Data Types		▼	
18 / 18 18min			
<hr/>			
Section 5: The Basics: Functions and Conditionals		▼	
13 / 17 25min			