
DAILY ASSESSMENT REPORT

Date:	06-August-2020	Name:	Swastik R Gowda
Course:	VLSI CAD PART 1	USN:	4AL17EC091
Topic:	Week 4	Semester	6 th Sem 'B' Sec
		& Section:	
Github	swastik-gowda		
Repository:			

FORENOON SESSION DETAILS

Image of session



Summary

- Don't Cares are implicit in the Boolean network model
 - · They arise from the graph structure of the multilevel Boolean network model itself
- Implicit Don't Cares are powerful
 - · They can greatly help simplify the 2-level SOP structure of any node
- · Implicit Don't Cares require computational work to go find
 - · For this example, we just "stared at the logic" to find the DC patterns
 - · We need some algorithms to do this automatically!
 - · This is what we need to study next!

Slide 19

© 2013, R.A. Rutenbar

Report – Report can be typed or hand written for up to two pages.

As we noted in the lectures, all of multi-level logic optimization is based on scripts that heuristically optimize a Boolean network model of your design. Thus, SIS has many commands and many options. For simplicity, we are using a standard, default synthesis script called the RUGGED script to optimize your designs.

SIS can also read logic design in many different file formats. But conveniently for us, it can read the same format that the ESPRESSO 2-level optimizer tool uses, the so-called PLA format. So, we will let you edit files in the ESPRESSO truth table format, and those can be uploaded and optimized by SIS.

The new information you need is how to read a SIS output result, since the result is an optimized Boolean network model, each of whose nodes is an optimized 2-level SOP form. Let's look at a few small examples to see how to read a SIS result.

EXAMPLE 1: 2 functions of 4 variables

Here are two functions named s1 and s0, each a function of input variables a1 a0 b1 b0. This is specified in the ESPRESSO PLA format:

.e