


## DAILY ASSESSMENT FORMAT

|                    |  |                     |                 |
|--------------------|--|---------------------|-----------------|
| Date:              | 01-06-2020   | Name:               | Yamunashree N   |
| Course:            | Digital Design using HDL   | USN:                | 4AL17EC097      |
| Topic:             | 1.Industry Applications of FPGA<br>2.FPGA Business Fundamentals<br>3.FPGA vs ASIC design flow<br>4.FPGA Basics-A look under the hood | Semester & Section: | 6 SEM & 'B' SEC |
| Github Repository: | yamunashree-courses  |                     |                 |

### FORENOON SESSION DETAILS


#### Image of session





Why FPGA?

- > Reprogrammable / Flexible
- > Proven longevity
- > Reduced Time-to-Market
- > Market-Size Optimized
- > Proven Customer Base



Reduced Time to Market

Developing & prototyping on FPGAs can reduce BOM, especially in changing market where standards have not yet been selected.

Software Bricks are floodgates

- Intel heavily invests in ProASIC business unit to promote the success of our FPGAs
- In order to play in the FPGA market, companies need to put their good side.

Team with Intel

Our FPGAs are not a component. We are part of an entire Intel solution.

→ FPGA vs ASIC Design Flow

Design Flow

- ASIC & FPGA design & implementation methods are quite different.

• Most ASICs provide for automated code synthesis & logic synthesis.

- No change for logic synthesis suggested.
- But logic synthesis with pattern circuit.
- No resulting for functionality for.

- Coding steps:

- In high-performance designs, ASICs may require some programming.
- When integrating code from an ASIC to an FPGA, the code usually requires optimization (transformation).

ASIC Design flow

Functional Specific

HDL

Synthesis

Place & Route

Verify in Layout

FPGA design flow:

Functional Specific

HDL

Synthesis

Place & Route

Download & verify in device

→ Behavioral simulation

→ static timing analysis



> FPGA Basics - a basic idea of what it is

- Strengths & Weaknesses of FPGAs
- How FPGAs work
- What is an FPGA?

> What is an FPGA?

An FPGA is a (reconfigurable) integrated circuit (IC) - configurable ASIC. It is a device that can be configured to perform a specific function.

> The players -

Altera (now Intel) & Xilinx

> Some of the most used for

- Embedded systems
- High data rate - clock - rate - data
- Low quantity of deterministic I/O
- Digital processing

> Weaknesses

- Complex configuration requirements
- Limited performance
- Limited I/O performance
- Very low power & low cost

> What is an FPGA - Core components

- Look Up Table (LUT) - a small memory
- Flip Flop (FF)
- Block Memory (BRAM)
- Multiplexer or Barrel Shifter
- Output Register (IOB)
- Clocking & Resetting

Task for Day 1: Write a verilog code to implement NAND gate in all different styles.

Continued: module NAND1 (output Y, input A, B),

begin Y;

and (Y, A, B);

end Y;

end module;



Data-flow modelling:

Boolean equation  $\Rightarrow Y = A \cdot B \cdot 1 = \sim(A \uparrow B)$

module NAND2\_data\_flow (output Y, input A, B),

begin Y = ~(A & B);

end module;

Behavioural modelling:

| A | B | Y (A nand B) |
|---|---|--------------|
| 0 | 0 | 1            |
| 0 | 1 | 1            |
| 1 | 0 | 1            |
| 1 | 1 | 0            |

module NAND3\_behavioural (output reg Y, input A, B),

always @ (A or B) begin

if (A == 1'b1 & B == 1'b1) begin

Y = 1'b0;


else

Y = 1'b1;

end

end module;

As schematic of the NAND gate.



include "NAND-2-behavioural.v";

module NAND-2-behavioural\_th;

sig A, B;

sig Y;

NAND-2-behavioural Instance (Y, A, B);

initial begin

A = 0; B = 0;

#1 A = 0; B = 1;

#1 A = 1; B = 0;

#1 A = 1; B = 1;

end

initial begin

\$monitor ("t: %t | A = %d | B = %d | Y = %d",

\$time, A, B, Y);

\$dumpfile ("dump.vcd");

\$dumpvars(1);

end


endmodule;

|  |
|--|
|  |
|--|

|                    |                     |                     |                 |
|--------------------|---------------------|---------------------|-----------------|
| Date:              | 01-06-2020          | Name:               | Yamunashree N   |
| Course:            | PYTHON Programming  | USN:                | 4AL17EC097      |
| Topic:             | Section 27          | Semester & Section: | 6 SEM & 'B' SEC |
| Github Repository: | yamunashree-courses |                     |                 |

## AFTERNOON SESSION DETAILS

### Image of session





## Python

Day 18: 1/06/2020 - Monday

### System 2.1

Algorithm 1 Build a Webcam Motion Detector

- Webcam Motion Detector - Have the Object - with look det.
- Detecting webcam objects
- Capturing Motion frame.

import cv2, time, pandas  
from datetime import datetime

first\_frame = None

Object\_list = [None, None]

time = 1

if pandas.DataFrame(columns=["Start", "End"])

video = cv2.VideoCapture(0)

while True:

check, frame = video.read()

status = 0

gray = cv2.cvtColor(frame, cv2.COLOR\_BGR2GRAY)

gray = cv2.GaussianBlur(gray, (21, 21), 0)

if first\_frame is None:

first\_frame = gray

continue

Report – Report can be typed or hand written for up to two pages.

```

papergrid
Date: / /

delta = frame - cv2.cvtColor(frame, cv2.COLOR_BGR2GRAY)
threshold = frame - cv2.threshold(delta, frame, 255, cv2.THRESH_BINARY)[1]
threshold = cv2.dilate(threshold, frame, None, iterations=2)

(x, y, w, h) = cv2.boundingRect(threshold)
cv2.rectangle(frame, (x, y), (x+w, y+h), (0, 255, 0), 2)
status_list.append(status)

if status_list[-1] == 1 and status_list[-2] == 0:
    status_list.append(status)
if status_list[-1] == 0 and status_list[-2] == 1:
    status_list.append(status)


cv2.imshow("Gray Frame", gray)
cv2.imshow("Delta Frame", delta)
cv2.imshow("Threshold Frame", threshold)
cv2.imshow("Gold Frame", frame)


key = cv2.waitKey(1)
if key == ord('q'):
    if status == 1:
        status_list.append(status)
    break
print(status_list)
print(status)

```

Scanned with CamScanner

## Certification course on RPA Skill-A-Thon : Step into RPA





## RPA (Robotic Process Automation)

1/06/2020

### Introduction to RPA

- Mimics human action
- Works seamlessly with existing IT systems
- Easy to implement & powerful to use
- Works without mistakes & fast
- Reads & processes data in a structured form.

> RPA is about automating human digital interfaces.

> RPA is not a humanoid robot, human replacement

> The focus of work with RPA

> RPA brings

- Improved process productivity
- Improved output accuracy
- Reduced cost of process execution
- Faster scaling
- Reduced compliance regulatory compliance

> Processes that are simple, structured & can be easily interpreted by a machine are best suited for RPA.

> Use of RPA in business

- Payable processing
- Credit information updates

- Accounting Reconciliation
- Invoice Processing
- Sales Order
- Compliance Reporting

In RPA, Robots are categorized on the basis of manual intervention required.  
Attended, & Unattended.

→ Step into Robot Flow Automation

Introduction of UiPath.

UiPath is the first growing enterprise software company.

The basic components of UiPath are

- Studio - Design Automation
- Orchestrator - Controls, manages & monitors the robot
- Robot - Executes workflow and instructions.

Advantages of UiPath Automation.

- Robot is easy to use
- High productivity
- Consistent
- Accurate
- Reliability
- Resource Optimization

Scoping, Conditions and Loops in UiPath

- Scope of capturing data in UiPath
- Boolean looping & while looping



Data Scraping: It is the process of extracting structured data from a database, applications or document to a database, csv file or to Excel spreadsheet.

Types of Recording in Uipath Studio

- Basic Recorder
- Desktop Recorder
- Web Recorder
- Image Recorder
- Native Client Recorder

Sequence:

It is the smallest step of a project available to directly perform an activity or to go from one activity to another sequentially, for a or a single block activity.

Flowchart: A flowchart is a type of project in Uipath that gives a very good representation of the activities and of the underlying projects.

Loop: A loop is a programming structure that depends upon a sequence of instructions until a specific condition is met.

Basic Automation Workflows

Data Persistence: It is the property of data to survive in the system, from when the process or application which has created it has ended. For data to persist it needs to be stored in a non-volatile memory. **PAM** = Data is saved on hard volume





**Yamunashree N**

is here by awarded the certificate of achievement for  
the successful completion of

**Step into Robotic Process Automation**

during GUVI's RPA **SKILL-A-THON** 2020

  
S.P. Balamurugan

Co-founder, CEO

Valid certificate ID G0C0uX364c1059lv95

Verified certificate issue on June 1 2020

Verify certificate at [www.guvi.in/certificate?id=G0C0uX364c1059lv95](http://www.guvi.in/certificate?id=G0C0uX364c1059lv95)

In association with

