HW4

Deadline: 12/22

Outline

- Yosys
- ABC
- FreePDK
- Homework


Outline

- Yosys
- ABC
- FreePDK
- Homework

Yosys

- Open source synthesis suite, framework for Verilog RTL synthesis developed by Clifford Wolf
 - Process almost any synthesizable Verilog-2005 design
 - Mapping to ASIC standard cell libraries
 - Mapping to Xilinx 7-Series and Lattice iCE FPGAs
 - Foundation and front-end for custom flows
- Since it's open source, it has limited power compared to those closedsource EDA software

Yosys



Simple RTL Netlist \$9 \$dff \$mux \$mux 4'0000 counter # read design read_verilog counter.v hierarchy -check # high-level synthesis proc; opt; fsm; opt; memory; opt Download: show_rtl.ys module counter (clk, rst, en, count); input clk, rst, en; output reg [3:0] count; always @(posedge clk) if (rst) count <= 4'd0; else if (en) count <= count + 4'd1; endmodule Download: counter.v

Example in homework

• cpu.ys

```
### Read verilog files
read_verilog ./codes/cpu.v
read_verilog ./codes/moduleA.v
read_verilog ./codes/moduleB.v
# include all your *.v files here except data_memory.v,
# instruction_memory.v and testbench.v
### Constraints
write_file cpu.constr <<EOT</pre>
set_driving_cell BUF_X2
set_load 0.01
EOT
### Map to gate level
synth -top cpu; flatten;
write_verilog -noattr cpu_syn.v
### Map to tech library
dfflibmap -liberty stdcells.lib
abc -constr cpu.constr -D 1000 -liberty stdcells.lib
```

Output

cpu_syn.v

```
Generated by Yosys 0.9+3679 (git sha1 58e8901f, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */
module cpu(i_clk, i_rst_n, i_i_valid_inst, i_i_inst, i_d_valid_data, i_d_data, o_i_valid_aa
data, o_d_w_addr, o_d_r_addr, o_d_MemRead, o_d_MemWrite, o_finish);
 wire _07354_;
 wire _07355_;
  wire _07356_;
  wire _07357_:
  wire _07358_;
 wire _07359_;
  wire _07360_:
  wire _07361_;
 wire _07362_;
 wire _07363_:
 wire _07364_;
 wire _07365_;
  wire _07366_:
  wire _07367_;
 wire _07368_;
 wire _07369_;
  wire _07370_;
  wire _07371_;
  wire _07372_;
```

Outline

- Yosys
- ABC
- FreePDK
- Homework

ABC

- A system for sequential synthesis and verification developed by Berkeley logic synthesis and verification group
- ABC combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.

ABC result


cpu.yslog

```
2.25. Printing statistics.
=== cpu ===
   Number of wires:
                                  16492
   Number of wire bits:
                                  36507
   Number of public wires:
                                   1483
   Number of public wire bits:
                                  21498
   Number of memories:
   Number of memory bits:
   Number of processes:
   Number of cells:
                                  20117
    $_ANDNOT_
                                   5932
    $_AND_
                                    197
     $_DFFE_PN0N_
     $_DFFE_PN0P_
                                   2054
     $_DFF_PN0_
                                   1881
```

```
Gates = 13123 ( 14.8 %)
                                                      Cap = 3.2 ff (1.9 \%)
                                                                                            17519.56 ( 87.9 %)
ABC: Wireload = "none"
                                                                                 Area =
     1091.13 ps
                      5.1 %)
                    2060: 0
                                             A = 0.00 Df = 12.4 -4.2 ps S = 13.9 ps Cin = 0.0 ff Cout
                                 5 pi
                      0.0 ff
                              G =
                                      0
                   10532 : 2
                                 1 XOR2_X1
                                             A = 1.60 \text{ Df} = 69.3 -8.7 \text{ ps} S = 30.0 \text{ ps} Cin = 2.3 ff Cout}
ABC: Path 1 --
    3.5 \text{ ff } \text{Cmax} = 25.3 \text{ ff}
                              G = 144
                   10535 : 5
                                 2 \text{ AOI} = 2.93 \text{ Df} = 132.9 - 45.4 \text{ ps} \text{ S} = 41.5 \text{ ps} \text{ Cin} = 3.1 \text{ ff} \text{ Cout}
    3.3 \text{ ff } \text{Cmax} = 27.6 \text{ ff}
                              G = 101
ABC: Path 3 --
                   10817 : 4
                                 4 AND4_X2
                                             A = 1.86 Df = 197.9 -68.4 ps S = 15.7 ps Cin = 1.6 ff Cout
                              G = 388
            Cmax = 120.4 ff
                   10867 : 3
                                 1 AOI21_X1 A = 1.06 Df = 213.9 -54.0 ps S = 21.5 ps Cin = 1.6 ff Cout
            Cmax = 25.3 ff
                              G = 102
                   10869 : 3
                                 2 OR3 X2
                                             A = 1.60 Df = 290.1 -5.3 ps S = 13.2 ps Cin = 1.6 ff Cout
            Cmax = 121.2 ff
                              G = 296
ABC: Path 6 --
                   10870 : 3
                                 2 \text{ AOI} = 1.86 \text{ Df} = 318.5 - 21.1 \text{ ps} \text{ S} = 17.5 \text{ ps} \text{ Cin} = 3.1 \text{ ff} \text{ Cout}
  1.7 \text{ ff } \text{Cmax} = 50.7 \text{ ff}
                              G = 52
ABC: Path 7 --
                  11649 : 3
                                4 MUX2_X2
                                            A = 2.39 Df = 360.1 -2.3 ps S = 13.1 ps Cin = 1.9 ff Cout
  7.1 ff Cmax = 120.8 ff G = 345
   ABC: Start-point = pi2059 (\EX1_store_addr [9]). End-point = po2985 (\EX1_result_c [16]).
   ABC: + write_blif <abc-temp-air>/output.blif
```

Path

Fundamentals of Timing: Timing Paths



Outline

- Yosys
- ABC
- FreePDK
- Homework

FreePDK

- The FreePDK45 kit is an open-source generic process design kit (PDK) (i.e., does not correspond to any real process and cannot be fabricated) that allows researchers and students to experiment with designing in a modern technology node without signing restrictive non-disclosure agreements or paying for licenses.
- The PDK allows you to use commercial full-custom layout tools (e.g., Cadence Virtuoso) to design both analog and digital circuits.

stdcells.lib

```
Module
                  : AND2_X2
 Cell Description : Combinational cell (AND2_X2) with drive strength X2
cell (AND2_X2) {
  drive_strength
                     : 2;
                      : 1.330000;
  area
  pg_pin(VDD) {
      voltage_name : VDD;
     pg_type
                  : primary_power;
  pg_pin(VSS) {
      voltage_name : VSS;
                  : primary_ground;
      pg_type
  cell_leakage_power : 50.353160;
  leakage_power () {
                     : "!A1 & !A2";
      when
      value
                     : 40.690980;
```

Outline

- Yosys
- ABC
- FreePDK
- Homework

Similar to HW3


- Except forcing you to use pipeline implementation
- Without pipeline implementation, the latency will be long.
- Data memory
 - Read write simultaneously, pipeline access
- Instruction memory
 - Three cycles latency, pipeline access

Update

And the provided data memory is as follows:

| Signal | I/O | Width | Functionality | |
|------------|--------|-------|---|--|
| i_clk | Input | 1 | Clock signal | |
| i_rst_n | Input | 1 | Active low asynchronous reset | |
| i_data | Input | 64 | 64-bits data that will be stored | |
| i_w_addr | Input | 64 | Write to or read from target 64-bits address | |
| i_r_addr | Input | 64 | Read from target 64-bits address | |
| i_MemRead | Input | 1 | One cycle signal and set current mode to reading | |
| i_MemWrite | Input | 1 | One cycle signal and set current mode to writing | |
| o_valid | Output | 1 | One cycle signal telling data is ready (used when 1d happens) | |
| o₋data | Output | 64 | 64-bits data from data memory (used when 1d happens) | |

The test environment is as follows:



The naming of the wire is in the perspective of cpu

Data memory

The data is stored in first cycle for write. Read takes two cycles.

```
// cycle 1
always @(*) begin
    temp1_r_addr_w
                    = i_r_addr;
   temp1_MemRead_w
                    = i_MemRead;
// cycle 1
always @(*) begin
    for (i=0; i < 1024; i++) begin
       mem w[i] = mem[i];
    if (i MemWrite) begin
       mem_w[i_w_addr+0] = i_data[7:0];
       mem_w[i_w addr+1] = i_data[15:8];
       mem w[i w addr+2] = i data[23:16];
       mem_w[i_w_addr+3] = i_data[31:24];
       mem_w[i_w_addr+4] = i_data[39:32];
       mem_w[i_w_addr+5] = i_data[47:40];
       mem w[i w addr+6] = i data[55:48];
       mem_w[i_w_addr+7] = i_data[63:56];
       mem_w[i_w_addr+0] = mem[i_w_addr+0];
       mem_w[i_w_addr+1] = mem[i_w_addr+1];
       mem w[i w addr+2] = mem[i w addr+2];
       mem w[i w addr+3] = mem[i w addr+3];
       mem_w[i_w_addr+4] = mem[i_w_addr+4];
       mem_w[i_w_addr+5] = mem[i_w_addr+5];
       mem_w[i_w_addr+6] = mem[i_w_addr+6];
       mem w[i w addr+7] = mem[i w addr+7];
// cycle 2
always @(*) begin
    o valid w =
               (temp1_MemRead_r) ? 1 : 0;
               (temp1 MemRead r) ?
                                   o data w
                                    mem[temp1_r_addr_r+5], mem[temp1_r_addr_r+4],
                                    mem[temp1_r_addr_r+3], mem[temp1_r_addr_r+2],
                                    mem[temp1_r_addr_r+1], mem[temp1_r_addr_r+0]} : 0;
```

Instruction memory

3 cycles delay

// cycle 1 always @(*) begin temp1_valid_w = (i_valid) ? 1 : 0; temp1_w = (i_valid) ? mem $[i_addr/4]$: 0; end // cycle 2 always @(*) begin temp2_valid_w = temp1_valid_r; temp2_w = temp1_r; end // cycle 3 always @(*) begin o_valid_w = temp2_valid_r; o_inst_w = temp2_r; end

Adder

Demo yosys and adder

Workload

100 iterations

```
.global workload1
workload1
    xor a5, a6, a6
    xor a6, a5, a5
    addi a4, a5, 1
    addi a1, a0, 4
    addi a2, a5, 134
    addi a3, a5, 177
    addi t3, a5, 200 # t3 = 200
    add t0, a5, a6
L1:
    add t1, t0, a5
    addi a2, a2, 999
    add t2, t1, a5
    addi a3, a3, 888
    ld t4, 0(a0)
    ld t5, 16(a0)
    ld t6, 8(a0)
    addi t4, t4, 77
    addi t5, t4, 77
    addi t6, t4, 77
    add t4, t5, t6
    or t4, t4, t6
    and t5, a2, t5
    xori t5, t6, 1
    andi t6, t4, 111
    slli t6, t5, 1
    slli t4, t6, 4
    slli t5, t3, 5
    or t4, t5, t3
    xor t4, a3, t5
    add t5, t6, t4
    add t6, t2, a2
    xor t6, t4, t5
    xor t5, t5, a3
    and t4, a2, t4
    addi a6, a0, 5
    addi a0, a6, 2
    addi a6, t2, 1
    addi t2, a6, 1
    addi a1, a0, 1
    addi a0, a1, 1
    addi a6, t1, 1
    addi t1, a6, 1
    addi a6, t0, 1
    addi t0, a6, 1
    sd t4, 0(a0)
    sd t5, 16(a0)
    sd t6, 8(a0)
    bne t1, t3, L1
```

```
J1:
J2:
J3:
J4:
J5:
```

```
.global workload2
workload2:
    xor a2, a1, a1
    addi a3, a2, 147 # a3 = 147
    slli a4, a3, 1
    or a2, a3, a4
                      \# a2 = (147 << 1 + 147)
    addi a1, a0, 1000 # a1 = addr + 1000
    xor a3, a2, a2
    ld t0, 0(a0)
    addi t1, t0, 7
    bne a0, a1, J3
    beg a0, a0, J5
    addi t1, a0, 1
    addi a0, t1, 1
    beq a0, a0, J4
    add t0, a2, t1
    sd t0, 0(a0)
    beq a0, a0, J2
    addi a3, a2, 123
    addi a2, a3, 456
    beg a0, a0, J1
    ret
```

```
.global workload3
workload3:
    xor a1, a0, a0
    xor t0, a1, a1
    addi t1, a1, 1
    addi t4, a0, 1016
R1:
    add t2, t1, t0
    sd t2, 0(a0)
    xor a2, a0, a0
    addi a1, a0, 1
    add a0, a1, a2
    xor a1, a0, a0
    add t0, t1, a1
    add t1, t2, a1
    bne t4, a0, R1
    ret
                      # eof
```

1000 iterations

500 iterations

Some information


| | 測試時間i5 | Cycle counts (pipeline) | Cycle counts (HW3) | Spike simulator rdcycle |
|-----------|--------------|-------------------------|-----------------------|-------------------------|
| Т8 | 3分鐘內 | 4518 | 58630 | 108623 |
| Т9 | 3分鐘內 | 18540 | 90160 | 157891 |
| T10 | 3分鐘內 | 15254 | 137230 | 178064 |
| T8 small | 10 s内 | 468 | 5980 | 10550 |
| T9 small | 10s 内 | 780 | 3760 | 6331 |
| T10 small | 10 s内 | 254 | 2230 | 2814 |

| | Area (μm^2) | Latency (ps) |
|-----|--------------------|--------------|
| HW3 | 12274.84 | 2259.8 |
| HW4 | 17519.56 | 1091.13 |

Some notification

- You can optimize your design for these three workloads
 - 8-bit instruction range, 10 bit data range, patterns
- Implement forwarding to make your implementation faster
- Implement hazard detection to make your pipeline work correctly
- Branch predictor may further boost your cpu performance

Example design



How we evaluate

```
make // Compile
make test // Test all test cases
make time // Show the timing and area used in your design
```

- (1) We will use cpu_modified.ys and cpu_modified.f to test the frequency and area.
- (2) You can specify the file you used in cpu.f for correctness check The command we use for frequency and area:

```
yosys -l cpu.yslog -q cpu_modified.ys iverilog -D T8 -f cpu_modified.f vvp ./a.out
```

Deadline

- 12/22 上課前(9:00)
- Format

• Email: ntuca2020@gmail.com

Reference

- Yosys: http://www.clifford.at/yosys/
- ABC: https://people.eecs.berkeley.edu/~alanmi/abc/
- FreePDK: https://github.com/cornell-brg/freepdk-45nm