## Contents

1	Micro-Architecture	3			
	1.1 Standard Benchmarks				
	1.2 RTL	5			
2	Datapath 2.1 Datapath elements	<b>7</b> 7			
	2.1 Datapath elements	1			
3	ControlPath	9			
4	Multi-cycle				
5	Pipeline	13			
6	Memory	15			

## Micro-Architecture

Micro-Architecture is the way a given ISA is implemented on a processor. Basic blocks of a Micro-Architecture:

Cache A high-speed unit to keep code and data.

**ICache** holds instructions.

DCache holde data.

IFU A unit to fetch instruction from cache.

**IDU** A unit to decode instruction after fetch.

**EU** A unit to execute instruction:

**ALU** for arithmetic and logic.

Branch Unit for branching instruction.

L/S Unit for loading and saving instruction

Register File A unit to save temporary results.

**Program Counter** A unit to locate next instruction.

Control Unit A unit to schedule all data movement.

### 1.1 Standard Benchmarks

#### 1.1.1 Performance Metrics

Latency is the time between start and finish of a single task. The number of taks finished in a give unit of time **Throughput**. Response time is the total time to complete a task, also called. Response time consists of

- 1. CPU time
  - (a) User CPU time
  - (b) System CPU time: time spent in OS doing tasks on behalf of a program.
- 2. I/O time

Then **System Performance** is the inverse time elapsed and **CPU performance** is the inverse user CPU time. From user perespective response time is more important and from system admin perespective throughput is more important.

For CPU time we have:

$$CPU time = CPU clock cycle \times Clock cycle time$$
 (1.1)

$$= CPU clock cycle/Clock rate$$
 (1.2)

To have an estimation for CPU clock cycle we define  $\mathbf{CPI}$ , cycle per instruction, to be the average clock cycles per instruction. Thus the Equations (1.1) and (1.2) become

CPU time = Instruction count 
$$\times$$
 CPI  $\times$  Clock cycle time  
= (Instruction count  $\times$  CPI)/Clock rate

Therefore, CPU time is dependent on:

- 1. Instruction count
  - Program (e.g. Algorithm)
  - ISA
  - Compiler
- 2. CPI
  - $\mu$ Arch
  - Code CPI also depends on program
- 3. Clock cycle time
  - μArch and technology

TO evaluate the performance of a computer we use **benchmarks**.

- SPEC Benchmarks
  - CPU/Memory intensive benchmarks
  - some stress CPU
  - some stress memory subsystem
- SPEC Web
  - I/O intensive benchmarks
  - mostly stress I/O subsystem

1.2 RTL 5

### 1.1.2 Speedup

$$Speedup = Time_{original}/Time_{improved}$$

Amdahl's law states that speedup is limited to the improved fraction. That is

$$\begin{aligned} \text{Time}_{\text{improved}} &= \text{Time}_{\text{original}} \times \left[ (1 - \text{Fraction}_{\text{improved}}) + \text{Fraction}_{\text{improved}} / \text{Speedup}_{\text{improved}} \right] \\ \text{Speedup}_{\text{overall}} &= \text{Time}_{\text{original}} / \text{Time}_{\text{improved}} \\ &= \frac{1}{(1 - \text{Fraction}_{\text{improved}}) + \text{Fraction}_{\text{improved}} / \text{Speedup}_{\text{improved}}} \end{aligned}$$

MIPS, million instruction per second, is a performance metric. The drawbacks of this metric are

- 1. not taking into account capabilities of instructions
- 2. not realistic metric even on the same CPU

**FLOPS**, floating point operations per second, is another performance metric that measures floating point operations per unit time.

$$FLOPS = (FP \text{ ops/program}) \times (program/time)$$

The drawbacks of this metric are

- 1. ignores other instruction (e.g. load/store)
- 2. not all floating point operations have common format
- 3. depends on how FP-instensive program is

#### 1.2 RTL

Data movement is characterized in terms of

- Registers
- Operations done on registers

RTL, Register Transfer Language, describes data movement at register level.

Micro-operations is the functions performed on registers. For example, shift, clear, load, increment, etc. One can describe a  $\mu$ Arch in terms of RTL and  $\mu$ Ops and control signals that initiate sequence of  $\mu$ Ops to perfrom functions.

### 1.2.1 Register Transfer

**Point-to-Point** each register has dedicated wires and MUX.

Common input from MUX each register has a load enable and result of the MUX goes to each registe.

Multiple busses something between Common input and point-to-point.

Common bus with output enable similar to common input.

## 1.2.2 Memomry Transfer

We have MER, Memory Address Register which enables us to access memory.

## Datapath

**Definition (Datapath):** A functional unit used to operate on or hold data within a processor. **Contorl unit** is an FSM that schedules data movement in datapath.

### Example 2.1. Some datapath elements in MIPS

- 1. Instruction memory
- 2. Data memory
- 3. Register file
- 4. ALU
- 5. Adders

PC gets updated automatically which needs another adder so that it always points to the next instruction.

## 2.1 Datapath elements

#### 2.1.1 Instruction fetch unit

Contains PC which supplies the address for the memory. plus the adder plus the jump adder

## 2.1.2 Instruction memory

Cause it is slow, we put a cache. takes address from PC and returns an instruction. puts it on IR (note that for a single-cycle it is not a register) decoding happens at the end.

## 2.1.3 Register file

Also called general purpose registers. Takes 3 indices, two for reading and one for writting, and data to write which is controlled by a signal. returns two data from the reading of the reading indices.

8 2. Datapath

#### 2.1.4 ALU

takes two input from RF (or IR in case of immediate) and returns the result of the operation which is determined be 4-bit select.

### 2.1.5 Data memory

Also known as D-Cache. two signals for reading and writting. one address input and data writting. returns data read if enabled.

D-cache and I-cache can be:

- 1. completely separate components
- 2. seperate components but share bus
- 3. shared component and bus

the first case it is easy.

#### 2.1.6 Branch unit

for branching which includes sign extend unit, a shifter, and an adder.

## ControlPath

Controller is FSM that given an command outputs the control signals of

- 1. ALU
- 2. Multiplixers
- 3. Registers

3. ControlPath

## Multi-cycle

The process

#### **Definition:**

Cycle 1: IF  $\bullet$  IR  $\leq$  Mem[PC]

•  $PC \leq PC + 4$ 

- $A \le GPR[IR[25..21]]$
- $B \le GPR[IR[20..16]]$
- ALUout  $\leq$  PC + (sign-extend(IR[15..0])  $\ll$  2)

Cycle 3: Execute • For BEQ instruction

- A and B are compared and if zero is set jump is taken by updating PC.
- For R-type instruction

$$- ALUout <= A op B$$

• For Load and store

$$- ALUout \le A + sign-extend(IR[15..0])$$

Cycle 4: Execute • for R-type instruction

$$- \text{ GPR}[IR[15..10]] \le ALUout$$

- For store
  - Mem[ALUout] = B
- For load

$$- MDR = Mem[ALUout]$$

Cycle 5: Execute • For load

$$- \operatorname{GPR}[\operatorname{IR}[20..16]] = \operatorname{MDR}$$

12 4. Multi-cycle

# Pipeline

### Principles

- 1. All instruction must have the same stages in the same order.
- 2. All intermediate results must be latached at cycle.
- 3. No functional block reuse for an instruction.

5. Pipeline

Memory