

c) How much memory (actual bytes on the silicone) to create this cache?


Actual size of cache = Storage capacity + meta data
(storing the current tag for each cache line)

Storage capacity = 8192 bytes

We know the tag is 19 bits & we have 128 cache lines
 \therefore we need 19 bits \times 128 cache lines of meta data
 $= 2432 \text{ bits} = 304 \text{ bytes}$

Actual each size = 8192 + 304 bytes
 $= 8496 \text{ bytes}$

Eg. 8 bit microcontroller, memory addr between $0 \rightarrow (2^8 - 1)$
 255




- Cache line of 16 bytes
- Cache is 64 bytes in size
- \therefore I have 4 cache lines
- offset is 4 bits

Eg instruction address → 0b10101010

tag index = 10

0
 ↓
 255



10 tags

0b	10	00	{0-15}
0b	10	01	{0-15}
0b	10	10	{0-15}
0b	10	11	{0-15}

goes to cache line '00'

set of 16 address \rightarrow 1 memory block


offsets of each byte in the cache line

for eg. cache line '00' will only ever have 1 block with tag 10, ie. address 0b1000 {0-15}

Fully Associative cache

We don't have an index

same cache example, 16 byte lines, 4 lines




13. Assume you have a direct mapped cache with a cache line size of 64 bytes, a tag of 16bits and 32bit addresses.

- How many 32bit instructions can be stored in the cache?
- How many cache lines are there in total?
- What is the total amount of memory required for implementing such a cache (not counting the valid bit)?

/4P

Address:



$$\text{Index} = 10 \text{ bits} = 2^{10} \text{ possibilities} \\ = 1024 \text{ cache lines}$$

- a) We need to know cache size because answer is cache size / 32 bit instructions (4 bytes)

$$\text{Cache size} = 1024 \text{ lines} \times 64 \text{ byte cache line size} \\ = 65536 \text{ bytes}$$

$$\text{This means we can store } \frac{65536}{4} \leftarrow \begin{matrix} 32 \text{ bit instructions} \\ (4 \text{ bytes}) \end{matrix}$$

\therefore We can store 16,384 instructions in our cache!

b)

- c) Tag is 16 bits \therefore we need 16 bits of meta-data for each cache line

$$\therefore \text{Total meta-data} = 16 \times 1024 = 16384 \text{ bits}$$

$$= 2048 \text{ Bytes} \\ \checkmark \text{ of meta data}$$


$$\therefore \text{Total memory} = \text{cache capacity} + \text{memory needed for meta-data} \\ = 65536 + 2048 \\ = 67584 \text{ bytes}$$

32 bit system

4.1 Assume a direct mapped instruction cache:

If 10 Bits are used for the index and the cache capacity is 16Kb (1kb = 1024 Bytes).
How much additional memory is needed in the cache to store the tags? 5 points

↳ how large is our meta data in bytes?



b = bits
B = bytes

$$\text{Block/line size} = \frac{\text{Size of cache}}{\text{number of lines}} \rightarrow 16 \times 1024 = 16384 \text{ B}$$

↓

$$\text{cache line size} = \frac{16384}{1024} = 16 \text{ B}$$

we have 10 bits telling us our index

∴ we have 2^{10} cache lines
= 1024 cache lines

∴ offset is 4 bits

$$32 \text{ bit address} \therefore \text{Tag bits} = 32 - 10(\text{index}) - 4(\text{offset}) = 18 \text{ bits for tag}$$

∴ Each cache line requires 18 bits of meta-data

$$\therefore \text{The cache requires a total of } 1024 \times 18 \text{ bits} = 18432 \text{ b} = 2304 \text{ B}$$


4.2 Now consider a different cache that can store 65536 Bytes of user data and has a index size of 8 bits.

a) How many cache lines are there in total?

b) How big is a single cache line?

c) How big is the Tag

6 points



a) # cache lines = $2^{\text{index bits}}$
= $2^8 = 256$ cache lines

b) size of cache line = $\frac{\text{cache size}}{\text{no \# of lines}} = \frac{65536}{256} = 256 \text{ B}$

c) no # of offset bits (k) → cache line size = 2^k
 $256 = 2^k \therefore k = 8 \rightarrow$ offset is 8 bits

\therefore Tag is 16 bits