



Defending against power analysis by balancing binary values a compiler based approach


Alexander Schlögl, supervised by Univ.-Prof. Dr. Rainer Böhme

### Overview

#### **Content**

- Power analysis
- Approach
- Arithmetic
- Compiler Pass
- Results
- Future Work


### Platform



https://www.tinytronics.nl/shop/en/communication/wemos-d1-mini-v3-esp8266-ch340


# Power analysis


#### Power trace:



#### **Traces as functions**

Power traces are functions over time, with constant input






#### Secret

Power consumption depends on input and secret

```
for(i=0;i<4;++i)
  for(j = 0; j < 4; ++j)
    state[i][j] =
        input[i][j] ^
        secret[i][j];</pre>
```

### Generate "hypothetical" power traces:




#### Secret


Power consumption depends on input and secret

```
for(i=0;i<4;++i)
  for(j = 0; j < 4; ++j)
    state[i][j] =
        input[i][j] ^
        secret[i][j];</pre>
```


Generate "hypothetical" power traces:




### Actual consumption:




### Hypothetical consumptions:




### Actual consumption:



### Hypothetical consumptions:



# Approach



### **Working assumption**

Power consumption is proportional to Hamming weight

# Approach cont.

#### constant Hamming weight $\rightarrow$ constant power consumption

char:




balanced char:

$$\begin{vmatrix} 0 & | & \overline{x} & | & 0 & | & x \\ 32 & 24 & 16 & 8 & 8 \end{vmatrix}$$

### Arithmetic

### Regular operators will not work:



### Arithmetic cont.

#### Find replacements for:

- ORR
- AND
- XOR
- ADD
- SUB
- MUL
- SHIFTS
- DIV
- REM

### Arithmetic cont.

#### Find replacements for:

- ORR —
- AND
- XOR
- ADD
- SUB
- MUL.
- SHIFTS
- DIV
- REM

%1 = 0
 
$$|| \overline{x}||$$
 $|| 0||$ 
 $|| x||$ 

 %2 = 0
  $|| \overline{y}||$ 
 $|| 0||$ 
 $|| y||$ 

 %3 = 0
  $|| \overline{x} \text{ ORR } \overline{y}||$ 
 $|| 0||$ 
 $|| x \text{ ORR } y|$ 

 %4 = 0
  $|| \overline{x} \text{ AND } \overline{y}||$ 
 $|| 0||$ 
 $|| x \text{ AND } y|$ 

 %5 =  $\overline{x} \text{ AND } \overline{y}|$ 
 $|| \overline{x} \text{ ORR } \overline{y}||$ 
 $|| x \text{ ORR } y|$ 

 %6 =  $\overline{x} \text{ ORR } \overline{y}|$ 
 $|| 0||$ 
 $|| x \text{ ORR } y|$ 

 %7 = 0xFF
  $|| \overline{x} \text{ ORR } \overline{y}||$ 
 $|| 0||$ 
 $|| x \text{ ORR } y|$ 

 %8 = 0
  $|| \overline{x} \text{ ORR } \overline{y}||$ 
 $|| 0||$ 
 $|| x \text{ ORR } y|$ 

# Verifying the arithmetic


Perform exhaustive search of the input space:

```
m = MultiStepOperation([
  BinaryOperation(0, 1,
       lambda \times, \vee: \times | \vee),
  BinaryOperation(0, 1,
       lambda x, y: x \& y),
  BinaryOperation(2, 3,
       lambda x, y: x | (y << wordsize)),</pre>
  UnaryOperation(4,
       lambda x: x & scheme2 filter),
  Convert 2 1(5)
```

# Verifying the arithmetic

Perform exhaustive search of the input space:

```
m = MultiStepOperation([
  BinaryOperation(0, 1,
      lambda x, y: x \mid y),
  BinaryOperation(0, 1,
      lambda x, y: x \& y),
  BinaryOperation(2, 3,
      lambda x, y: x | (y << wordsize)),
  UnaryOperation(4,
      lambda x: x & scheme2 filter),
  Convert 2 1(5)
```



# Applying the changes

Possibilities for automatic balancing:


- Transform source
- During compilation

# Applying the changes

#### Possibilities for automatic balancing:

- Transform source
- During compilation

#### LLVM:




# Applying the changes

#### Possibilities for automatic balancing:

- Transform source
- During compilation

#### LLVM:



# **Optimizer Pass**

#### Transforms:

- function arguments
- allocations
- stores
- loads
- casts
- binary operators
- getElementPtr
- compares
- returns
- function calls

### **Optimizer Pass**

#### Transforms:

- function arguments
- allocations
- stores
- loads
- casts
- binary operators
- getElementPtr
- compares
- returns
- function calls

```
void balanceLoad(LoadInst *load,
    IRBuilder⇔ builder.
    vector<Instruction *> &to remove,
    unordered set<Value *> &balanced values) {
  if (balanced values
      .count(load->getPointerOperand())) {
    auto *new load = builder
        .CreateLoad(load->getPointerOperand());
    load—>replaceAllUsesWith(new load);
    balanced values.insert(new load);
    to remove.push back(load);
    return:
```

# Binary operators

written as C functions
linked into same module
llvm operators changed to calls

#### **Tradeoff**

- + simplicity
- + modularity
- + small binaries
- (currently) on inlining
- overhead

## Binary operators

written as C functions linked into same module llvm operators changed to calls

### Tradeoff

- + simplicity
- + modularity
- + small binaries
- (currently) on inlining
- overhead

## Optimizer Pass cont.

```
%2 = alloca i8, align 1
store i8 %0, i8* %2, align 1
\%3 = load i8, i8 * \%2, align 1
\%4 = zext i8 \%3 to i32
%5 = shl i32 %4. 1
\%6 = load i8, i8* \%2, align 1
\%7 = zext i8 \%6 to i32
%8 = ashr i32 \%7, 7
\%9 = and i32 \%8.1
%10 = mul nsw i32 %9. 27
%11 = xor i32 \%5. \%10
\%12 = trunc i32 \%11 to i8
ret i8 %12
```

```
%2 = alloca i32
store i32 %0, i32* %2, align 1
\%3 = load i32, i32* \%2
%4 = call i32
  @balanced shl(i32 %3, i32 0xfe0001)
\%5 = load i32 . i32 * \%2
\%6 = call i32
  @balanced ashr(i32 %5, i32 0xf80007)
\%7 = call i32
  @balanced and(i32 %6, i32 0xfe0001)
\%8 = call i32
  @balanced mul(i32 %7, i32 0xe4001b)
\%9 = call i32
  @balanced xor(i32 %4, i32 %8)
```

ret i32 %9

### Evaluation

How to generate "virtual" power traces?

#### **Qemu alone**

- + fast
- wrong resolution


#### Qemu + gdb


- + correct resolution
- + includes program location information
- very slow


Execute instruction by instruction, dump registers every time


### Results


	AES	
	unbalanced	balanced
No. of instructions	22 876	339 168
Relative increase	1	14.888
Balanced operations	20 571	334 521
Unbalanced operations	2211	4647
Balancedness	0.903	0.986
Code size	76 KB	78 KB











### Results

	AES	
	unbalanced	balanced
No. of instructions	22 876	339 168
Relative increase	1	14.888
Balanced operations	20 571	334 521
Unbalanced operations	2211	4647
Balancedness	0.903	0.986
Code size	76 KB	78 KB

### Filtered Results

	AES	
	unbalanced	balanced
No. of instructions	22 876	339 168
Relative increase	1	14.888
Balanced operations	20 571	337 852
Unbalanced operations	2211	1316
Balancedness	0.903	0.996
Code size	76 KB	78 KB

Note: no filtering applied to unbalanced variant

### Future work

#### Same idea with different methods:

- Test on actual hardware
- Balance globals
- Improve operators
- Mark balancing targets
- Move balancing to type system

#### Different ideas with same method:

- Other power analysis defenses
- Control flow randomization
- Move more security tools to LLVM

### Conclusion

- Increased robustness without program modifications
- Requires more powerful, but standard hardware
- Security and performance likely mutually exclusive
- Backend cannot entirely be ignored
- Qemu is not a processor emulator

#### **LLVM IR**

LLMV's intermediate representation offers many avenues for future work, not only for optimizition, but also for security.