

DRAFT

Defending against power analysis
by balancing binary values:
a compiler based approach

Alexander Schlögl BSc

July 16, 2019

Abstract

Power consumption can leak information about processed data. If the data in question is the secret key for a cryptographic algorithm, this can have dire consequences for security. By supplying a large number of known inputs to the algorithm, e.g. plaintexts for an encryption, and performing statistical analysis on the power consumptions during execution, an attacker can infer the value of this key.

Many use cases for embedded devices, like SmartCards and NFC keys, perform cryptographic operations on any input sent to them, which makes supplying chosen plaintexts very easy. Their self contained nature also makes it easy for an attacker to measure their power consumption in a controlled environment, and a lack of parallelism results in a high signal-to-noise ratio of the power consumption. With this in mind, embedded devices are easy and potentially valuable targets for power analysis attacks.

In order to have some amount of security under these conditions, various countermeasures against power analysis have been explored. Defenses either try to add additional factors to the power consumption, thus increasing the amount of computational effort required for a successful attack, or reduce the influence of data on the power consumption altogether. Some defenses only require changes to the software, but are algorithm specific and need to be explicitly implemented, greatly increasing the knowledge a developer requires. Others are applicable to any algorithm in general, but require significant changes to the hardware. One such hardware defense, called Dual-Rail-Logic, works by *balancing* every bit with its inverse. This keeps power consumption constant under the assumption that it is directly proportional to the number of 1 bits in a value (the Hamming weight), which is a widely used model for power analysis attacks.

In my thesis I explore a balancing scheme, similar to Dual-Rail-Logic, done in software. This should provide increased robustness against power analysis attacks for *any* code, while still being able to run on “off the shelf” hardware without specialized circuitry. The balancing is done by storing 8bit values together with their inverse, and storing both in the same 32bit register. I also provide an arithmetic for performing all operations required for a modern RISC architecture on these balanced values, compositioning the new variants from existing operations.

By providing a plugin for the LLVM compiler, I also provide an automatic transformation from any code written for 8bit architectures into my balanced form, without requiring additional work from the developer. As such my defense requires neither specialized hardware, nor developers with expert security knowledge. The versatility of the LLVM compiler also makes my transformation applicable to many different source languages and target platforms, additionally increasing the generality of this approach.

Evaluation of my arithmetic shows a reduction in the variance of Hamming weights during execution, which should reduce the information an attacker can gain by analyzing the power consumption. The balancing is not perfect, as compositioning my balanced arithmetic from existing ALU operations forces imbalanced intermediate values. Even with these forced imbalances the reduction in Hamming weight variance is significant, suggesting increased robustness against real-world attackers, without additional hardware or implementation cost.

Contents

List of Figures	ii
List of Listings	iii
1 Introduction	1
2 Power Analysis	3
2.1 Setup	3
2.2 Simple Power Analysis	3
2.3 Differential Power Analysis	4
2.4 Correlation Power Analysis	5
2.5 Defenses Against Power Analysis Attacks	6
3 Related Work	7
4 Theory	9
4.1 Balancing Individual Values	9
4.2 Balancing Binary Operations	10
4.3 Testing for Correctness	14
4.4 Evaluating the Balancedness	15
5 Implementation	17
5.1 LLVM	17
5.2 Balancing Pass	18
5.3 Building the Optimization Pass	21
6 Evaluation	22
6.1 QEMU	22
6.2 Test Code	23
7 Results	26
7.1 Robustness	26
7.2 Performance	29
8 Conclusion	30
8.1 Summary of Results	30
8.2 Limitations	31
8.3 Future Work	32

List of Figures

2.1 Simple power analysis on square-and-multiply RSA[6]	4
2.2 Difference in means during DPA[16]	5
4.1 Balancing Schemes	10
4.2 Histogram of Hamming weights of balanced multiplication	16
5.1 The balancing status of my thesis project	18
5.2 The general architecture of the LLVM compiler	19
7.1 Hamming weight histograms for balanced and unbalanced RC4	27
7.2 Hamming weight histograms for balanced and unbalanced AES	28

List of Listings

4.1	Balanced signed division	13
4.2	Step-by-step execution of balanced multiplication	14
5.1	Balanced sdiv	20
5.2	CMake configuration for my balancing pass	21
6.1	Output of the Makefile	23
6.2	Memory map in <i>startup.ld</i>	24
6.3	Startup assembly code	25

Chapter 1

Introduction

Unintended signal emissions are a major source of information leakage in modern processors. Especially cryptographic secrets are valuable targets for analyzing these so-called side channels. While the physical access required for side channel attacks is often a hurdle, embedded devices are usually much more exposed, and their self-contained nature makes it easy for an attacker to measure side channel emanations in a controlled environment.

One such side channel that is especially easy to measure is power consumption. Setting a binary value in registers, main memory etc. consumes power directly related to the number of bits to be set to 1[7]. By measuring the power consumption traces during execution an attacker can gain information about the Hamming weight (number of 1s) of processed data. If she knows which cryptographic operation is being performed and can control the input (both reasonable assumptions for embedded devices), she can infer the value of the cryptographic secret via statistical analysis of the power traces.[7] As microcontrollers rarely utilize instruction level parallelism these power traces have relatively little noise, making them especially susceptible to such an attack.

Performing cryptographic operations is *exactly* the use case of many embedded devices (e.g. SmartCards, verifying OTA updates, etc.), and as such defenses against power analysis have been amply explored. However, the most commonly used defenses are either algorithm specific, like masking, or require significant changes to the hardware, like Dual-Rail-Logic[28]. Dual-Rail-Logic is especially notable because it is algorithm independent. By computing the inverse along with the actual value, Dual-Rail-Logic *balances* the number of 1s in intermediate values, and thus keeps the power consumption constant. This makes it in theory impossible for an attacker to gain information via the power consumption.

Unfortunately this strategy suffers from multiple engineering problems, such as minute differences in clock timings between the regular and inverted path[4], or variances in the production of transistors[23]. It also requires a significant increase in circuit size, doubling the required size or more[4].

Even with these caveats, Dual-Rail-Logic still has the benefit that *any* code can be run on the modified circuitry, without any alterations, while still experiencing increased security against power analysis. As making absolute and formal claims in the domain of side channel attacks is difficult, an increase in attack difficulty is usually called robustness against an attack, and will be referred to as such for the rest of this thesis.

In my thesis I explore the possibilities of implementing similar balancing in software. It works by only using part of the available word size for actual data, leaving the rest for balancing. Specifically, I store 8bit values, along with their balancing counterpart, in a 32bit register, causing their Hamming weight to be constant. I also propose an arithmetic on these balanced values, giving a replacement for all integer operations required for a modern RISC instruction set. With this arithmetic and the balanced values, one can then execute *any* program, without special modifications, while benefiting from an increase in robustness against power analysis attacks.

I also provide a plugin for the LLVM compiler that transforms code written for 8bit architectures into this balanced form. This plugin also shows that even such significant changes to the way data is represented can come at no extra cost to the programmer, and the job of generating secure code can at least in part be handed off to the compiler.

Finally I provide an evaluation of my balanced form. By running code compiled with my plugin in the QEMU emulator, I can examine the Hamming weight of values during the execution, and compare them to regular unbalanced code. Evaluating in such a manner simulates an attacker that can observe the Hamming weight of the result of every single operation without error. Increased robustness against this theoretical attacker then suggests increased robustness in real-world scenarios, where attackers do not have such precise measurements.

The rest of this thesis is organized as follows. Chapter 2 explains different variants of power analysis attacks and defenses against it. Chapter 3 gives an overview of related work on software approaches to power analysis defense, approaches to Dual-Rail-Logic, and related security work utilizing LLVM. In Chapter 4 I explain the design of my balancing and my balanced arithmetic, and discuss the evaluation of the balanced operations in it. Chapter 5 covers the implementation details of my balancing pass, and gives a brief overview of LLVM. The procedure for evaluation is explained in Chapter 6, along with a brief introduction to QEMU. In Chapter 7 I explain my results, and Chapter 8 offers a summary and discussion of my thesis.

Chapter 2

Power Analysis

Power analysis utilizes the fact that different operations have different power consumptions. By capturing the power consumption traces (power traces in short) and examining them, an attacker can reason about the variables determining the control flow during program execution. If these variables are cryptographic secrets, or keys (e.g. private keys in RSA), they are leaked to the attacker in what is called a simple power analysis (SPA) attack[15]. In many cases the control is not related to the key, requiring more complex attacks. For these cases capturing a large number of traces and performing statistical analysis can leak information about *individual values*. The two main attacks of this type are called differential power analysis (DPA)[15] and correlation power analysis (CPA)[7]. All variants and the setup required are explained in this section.

2.1 Setup

Performing power analysis requires access to the device in a controlled environment. The attacker needs to control the power supply for the target, and be able to alter the containing electronics. This is fairly easy for embedded platforms, as they are often made to be self-contained. Even for more complex targets like IoT devices, the processor can be removed from its circuit board and put in an attack environment[25].

The setup for a power analysis attack is as follows: An attacker solders a resistor between the target processor and the ground connector of its power supply. She then measures the voltage difference between both ends of the resistor with an oscilloscope. This voltage is directly proportional to the current flowing through the resistor, and thus to the power consumption of the target. The voltage recordings from the oscilloscope are then transferred to a computer, and can be analyzed there.

2.2 Simple Power Analysis

In the simplest form of power analysis, SPA, power traces are usually examined visually. Repeating patterns of operations can often be identified, leaking information about the control flow. If the control flow is dependent on a key, an attacker can infer its value. An example target would be RSA decryption being calculated via the square-and-multiply algorithm. The

difference between the multiply and the square operation is directly observable from power traces. As the order of these operations is linked to the private key, identifying the control flow leaks the private key. Figure 2.1 shows a trace for square-and-multiply in RSA decryption, including the leaked private key bits.




Figure 2.1: Simple power analysis on square-and-multiply RSA[6]

Power traces are often not as clear as in Figure 2.1, and contain some amount of random noise. By averaging multiple traces this noise can be reduced, allowing for easier analysis.

2.3 Differential Power Analysis

The control flow is often not enough to leak the entire key, and it is very hard to gain information about the actual data from only SPA. For this a more complex variant of power analysis can be used, namely *Differential power analysis* (DPA). DPA requires a large number of power traces, with the cryptographic algorithm being run on a known plaintext in each execution. It also requires that the attacker knows which cryptographic algorithm is running on the target. Both of these requirements are usually fulfilled in embedded devices.

The attacker additionally requires a *power model*, which is used to calculate the expected power consumption for a given value. While not entirely accurate[7], the Hamming weight has proven to be a very effective power model in practice.

Knowing the algorithm running on the target, the attacker can predict the result of intermediate computations, given some assumption about the key. In practice she usually guesses a single key bit, and then calculates the expected result of some bitwise operation, e.g. XOR. The other bits are not important for her attack at the moment and are thus ignored. After calculating the expected power consumption for all plaintexts, she splits the power traces in two subsets, based on the value of the expected result. Then she calculates the mean of both sets, and calculates their difference. If the guess for the current key bit was correct, then all traces in a single subset will have the same value for the current bit. This means that the difference between both means shows spikes in the places where the attacked operation happens.

If the guess was wrong on the other hand, the values of the current bit are randomly distributed in both sets, and the difference will show no spikes of non-zero values. The values of the other bits can be ignored, as they are close enough to being random in both sets, and thus filtered out by calculating the difference. Other power consumption noise, coming from different parts of the processor, is randomly distributed over every trace, and thus filtered by taking the mean. Both the values for other bits and other power consumption influences are not entirely random, but close enough to it that these assumptions work well in practice.

Figure 2.2 shows a typical DPA result with the mean power consumptions of both sets, the difference between the two, and the difference with the Y axis magnified by a factor of 15. This analysis was performed on the output of the least significant bit after the first S-box substitution in AES.




Figure 2.2: Difference in means during DPA[16]

2.4 Correlation Power Analysis

CPA is the most complex of these attacks, but also offers the best results. The attacker starts by making a list of candidate values for a part of the key, usually individual bytes. With a power model, usually the Hamming weight like for DPA, she can calculate the expected power consumption for combination of key guess with every plaintext.

For a fixed key guess, these expected power consumptions are a function over all plaintexts. For a single point in time, the actual power traces are *also* a function over all plaintexts, with the actual key being a fixed parameter unknown to the attacker. By testing how much the expected power consumptions correlate with the actual power consumptions, the attacker can find the confidence values of the guesses for the current part of the key. She then assumes the value with the highest correlation coefficient is correct, and continues her attack for the rest of the key.

Of course the attacker does not know exactly which point in time she is supposed to examine. However, it is very unlikely that an incorrect key guess at a random point in time has a closer correlation than the correct key guess at the correct time, and so an attacker can simply use the maximum correlation coefficient.

2.5 Defenses Against Power Analysis Attacks

Defenses against this class of attack usually work by either adding additional factors to the power consumption, thus increasing the computational effort required for analysis, or by reducing variances in power consumption altogether. This reduced variance decreases the information an attacker can gain from the same number of power traces, giving her reduced confidence in her result or requiring her to capture more traces.

Masking[11][9] for example is an algorithm specific defensive measure that adds a third factor to the power consumption by first performing adding a masking value to the plaintext via an invertible operation. The cryptographic algorithm then works on the masked value, and only in the end unmask the result. As such the attacker has to calculate her correlation for each possible combination of key byte and mask value. This increases the number of traces she needs to capture (to still provide the same confidence in her analysis) and the computation time of her analysis.

Other defensive measures focus on creating a worse signal to noise ratio for the entire power consumption. One technique that has gained a lot of traction is Dual-Rail-Logic[28]. It works by calculating the inverse of every intermediate result along with the actual result, thus balancing the number of 1s. This results in a constant Hamming weight and therefore a data-independent power consumption.

Unfortunately, Dual-Rail-Logic suffers from multiple engineering problems. The power required to set the value of a bit to 1 is dependent on properties of the underlying transistors, which are subject to variances in manufacturing.[23] Minimal differences in clock timings between both paths can also reduce the security of Dual-Rail-Logic[4]. Storing the inverse also requires significantly larger circuitry, doubling the circuit size or more[4].

Even with these caveats, Dual-Rail-Logic has the major advantage that once it is applied, *any* code can be run without modifications while still benefiting from the increased robustness.

Chapter 3

Related Work

I considered related work from three major areas: Software based power analysis defenses that can in theory be applied to any algorithm, work on Dual-Rail-Logic, and security related research utilizing LLVM.

First introduced by Messerges[21], masking is in theory applicable to any algorithm. In his paper he identified the core operations in the candidates algorithms for AES. He then devised a way to apply a masking to the input of these operations, in such a way that no intermediate value is stored in memory without being masked. For example, his mask for boolean operations was applied via XOR: $x_{masked} = x \oplus r$, where r is a randomly selected mask. Boolean operations can then be applied to x_{masked} , and intermediate results do not directly give an attacker information about any secrets in the algorithm. An attacker can still try to extract both r and the secret key at the same time, however this exponentially increases her required effort.

As not only boolean operations are used, an additional masking scheme for arithmetic operations is required. Additionally, a conversion method between both masking variants is needed, and this transformation can at no point store x as an intermediate value. Messerge's approach stores either x or \bar{x} , depending on a random value.

While this provides adequate robustness against DPA attacking a single bit of the key, it is insufficient for attacks on multiple bits, as shown by Coron et. al.[9]. By attacking two bits at the same time, they could find whether both bits were identical or not, and thus gradually reduce the number of possible keys.

Other work has been done to avoid leaks such as this[3][24], however all of these approaches are currently algorithm specific, with most work being targeted at AES. The decomposition from [21] could be used to automate this masking process for algorithms utilizing these basic operators, and the masking could then be applied automatically during compilation.

Another software approach is inspired by secret sharing. Goubin et. al.[12] used their so-called "Duplication" method to defend DES against power analysis. They did this by splitting the input v into multiple parts v_1, \dots, v_n using XOR, then performing all operations on the individual parts, and finally recombining them into the encrypted v' . This works because all operations of DES are invariant to the XOR split performed on v .

The approach was generalized by Chari et. al.[8] using the identity $v = f(v_1, v_2, \dots, v_n)$. They state that this secret sharing method can then be applied to any algorithm, as long as

no operation invalidates this identity. For example, if one were to use XOR for f as for DES, the Galois Field multiplication in AES would result in an invalid v' .

As such, while the general approach is applicable to all algorithms, the choice of f depends on the present operations, and thus prohibits automated application of this method. However, given multiple candidates for f and a set of operators invariant for each candidate, one could perform static analysis of a program and try to find an f that can tolerate all operations. Some algorithms could then automatically be made more robust using secret sharing.

Dual-Rail-Logic related work is mostly concerned with solving the engineering challenges mentioned in Chapter 2. Balancing the power consumption via \bar{x} was first proposed by Saputra et. al.[27], where they loaded negations of memory values into a dummy register. This reduced the effect the Hamming weight of data had on the power consumption, and thus reduced the information leakage. Sokolov et. al.[28] combined the security benefits of this method with Dual-Rail encoding in general, which had previously been used in circuits without an explicit clock signal[22].

Sokolov et. al. use the fact that both valid code words in Dual-Rail encoding have the same Hamming weight. By encoding every bit with this encoding they drastically reduce the effect of data on the power consumption.

There are multiple papers that use the powerful analysis infrastructure built around LLVM's intermediate representation (LLVM IR) for security. One such paper is by Junod et. al.[14], which focuses on automatically obfuscating code during compilation. They insert bogus instructions and replace existing instructions with equivalent ones ($a + b = a - (-b)$), all in LLVM IR. This is very similar to what my balancing pass does, albeit with a different goal. They also change the control flow to increase the difficulty of reverse engineering, however in a constant fashion. If the changes were dynamic and different between multiple executions, their pass might also increase robustness against power analysis.

Lyu et. al.[20] also use LLVM and QEMU to analyze binaries for different platforms. By using QEMU to translate machine code into QEMU's intermediate representation, and then translating that into LLVM's intermediate representation, they can utilize the plethora of analysis tools available for LLVM.

Chapter 4

Theory

As previously discussed, power analysis attacks are usually performed under the Hamming weight power model. With this model, values with identical Hamming weights are indistinguishable. Having only perfectly balanced values then means that an attacker can gain no information via the power consumption, as all values look exactly the same.

As having *only* balanced values is not possible with my choice of balancing (which will be justified in Sections 4.1 and 4.2), the goal then would be to come as close to this ideal as possible, i.e. having a minimal number of unbalanced values. However, due to time constraints I do not try to find the optimal balancing scheme in my thesis, instead finding a balancing scheme and an arithmetic that is *correct*, and balanced enough to measurably impact power consumption.

4.1 Balancing Individual Values

In resemblance of Dual-Rail-Logic itself, I balance the Hamming weight by storing the inverse in the same register as the actual value. I store only 8bit of actual data, as code written for 8bit architectures is much more common than 16bit architectures. This also gives me 16bit in the same register to reduce imbalances during operations.

The next step is deciding on a way to store the values. While bit-interleaving schemes would have been possible, and might have performed better balancing wise, I decided instead to store all data bits in a single byte in the register. This allows me to use operations in the ALU, instead of having to find complicated workarounds, especially for arithmetic operations like addition, subtraction, and multiplication. As such, the finished balancing contains the actual data byte x and the balancing byte \bar{x} each stored in one of the four bytes of a register.

With that fixed the only remaining decision is where in the register to put x and \bar{x} . I wanted to have room between x and \bar{x} for shifts, so this left only 2 candidates (and their inverses) for what I call the *balancing schemes*. Figure 4.1 shows the two schemes I chose for my project.

I found balanced operations for both schemes, but in the end decided to use Scheme 1 as a default because it exhibits nicer behavior for shifts. Both are worth mentioning however, because many of my operations will result in values formatted in Scheme 2 and require explicit transformation. By finding standardized transformations in both directions I could reuse them in the rest of my arithmetic.




Figure 4.1: Balancing Schemes

4.2 Balancing Binary Operations

Any operations applied to balanced values should also return balanced values. With my balancing schemes, this requires not only calculating the result, but also its inverse. This inverse is also the reason why there *must* be imbalanced intermediate values.

For many operators (denoted by \circ), $\overline{x \circ y}$ is not $\bar{x} \circ \bar{y}$. As an example, $\overline{x \wedge y} = \bar{x} \vee \bar{y} \neq \bar{x} \wedge \bar{y}$, using DeMorgan's law. This means that for calculating balanced binary and (AND), binary or (ORR) has to be applied at some point. It is generally not possible to execute different ALU operations on different parts of the register. As such, both AND and ORR must be executed at some point, resulting in imperfectly balanced intermediates.

Again my goal is not to reduce these imbalanced intermediates to a minimum, but to reduce them enough to impact power consumption. As such, no claims on the optimality of my operations is made, both in terms of balancing and the number of intermediate operations. They are, however, correct. Their derivation is a formal notion of this fact, and I also exhaustively search all possible combinations of operands for incorrect values, as discussed in Section 4.3.

The notation for my operators is as follows. For every operation I give the intermediate steps, with a single line denoting an intermediate value. The values are in the form

$$\%i = x_1 \quad || \quad x_2 \quad || \quad x_3 \quad || \quad x_4 \quad | \text{ operation}$$

where $\%i$ denotes the "name" of the current intermediate, and x_1 through x_4 are the individual bytes of a register, with x_1 having the most significant, and x_4 the least significant bits. The operation denotes how the current value is obtained, and is missing for input operands.

Transforming Scheme 1 to Scheme 2

The transformation from Scheme 1 to Scheme 2 looks as follows:

$$\begin{array}{lllll}
 \%1 = 0 & || \bar{x} & || 0 & || x & \\
 \%2 = \bar{x} & || \bar{x} & || x & || x & | \%1 \text{ LSL } 8 \\
 \%3 = \bar{x} & || 0 & || 0 & || x & | \%2 \text{ AND } 0\text{xff}0000\text{ff}
 \end{array}$$

LSL here stands for logical shift left.

Transforming Scheme 2 to Scheme 1

The other direction works very similar to the first, and is shown below. Note that ROR stands for rotational right shift, i.e. the values shifted out on the right are shifted back in on the left.

%1 = \bar{x}	0	0	x	
%2 = 0xff	\bar{x}	0	x	%1 ORR (%1 ROR 24)
%3 = 0	\bar{x}	0	x	%2 AND 0x00ff00ff

ORR

Before finding a balanced variant of bitwise OR, I needed to find an expression for the inverse of the result. For this I utilized DeMorgan's law: $\overline{x \vee y} = \bar{x} \wedge \bar{y}$. With this equality ORR looks as follows:

%1 = 0	\bar{x}	0	x	
%2 = 0	\bar{y}	0	y	
%3 = 0	$\bar{x} \text{ ORR } \bar{y}$	0	$x \text{ ORR } y$	%1 ORR %2
%4 = 0	$\bar{x} \text{ AND } \bar{y}$	0	$x \text{ AND } y$	%1 AND %2
%5 = $\bar{x} \text{ AND } \bar{y}$	$\bar{x} \text{ ORR } \bar{y}$	$x \text{ AND } y$	$x \text{ ORR } y$	%3 ORR (%4 LSL 8)
%6 = $\overline{x \text{ ORR } y}$	0	0	$x \text{ ORR } y$	%5 AND 0xff0000ff
%7 = 0	$\overline{x \text{ ORR } y}$	0	$x \text{ ORR } y$	transform_2_1(%6)

AND

As $\overline{x \wedge y} = \bar{x} \vee \bar{y}$, AND works almost the same as ORR, but uses different parts of the intermediate results.

XOR

XOR is at its base a combination of AND and ORR: $x \oplus y = (\bar{x} \wedge y) \vee (x \wedge \bar{y})$. It is better to create a balanced XOR from scratch, instead of compositioning it from ORR and AND, because both ORR and AND have the same imbalanced intermediate values.

The inverse of the result can be found through repeated application of DeMorgan's law and simplification. I will skip the details of this simple transformation, and show only the result: $\overline{x \oplus y} = (x \wedge y) \vee (\bar{x} \wedge \bar{y})$.

%1 = 0	\bar{x}	0	x	
%2 = 0	\bar{y}	0	y	
%3 = \bar{x}	\bar{x}	x	x	%1 ORR (%1 LSL 8)
%4 = y	\bar{y}	\bar{y}	y	%2 ORR (%2 ROR 24)
%5 = \bar{x} AND y	\bar{x} AND \bar{y}	x AND \bar{y}	x AND y	%3 AND %4
%6 = x XOR y	$\overline{x \text{ XOR } y}$	$x \text{ XOR } y$	$\overline{x \text{ XOR } y}$	%5 ORR (%5 ROR 16)
%7 = $\overline{x \text{ XOR } y}$	$x \text{ XOR } y$	$\overline{x \text{ XOR } y}$	$x \text{ XOR } y$	%6 ROR 8
%8 = $\overline{x \text{ XOR } y}$	0	0	$x \text{ XOR } y$	%7 AND 0xff0000ff
%9 = 0	$\overline{x \text{ XOR } y}$	0	$x \text{ XOR } y$	transform_2_1(%8)

With this construction, XOR has *no imbalanced intermediate values*. It is the only operator that is perfectly balanced. Unfortunately it is not possible to transform arbitrary logic into XORs, as XOR is not a universal operation. However, it is a very common operation in cryptographic algorithms, and as such having perfectly balanced XOR provides a significant increase in robustness.

ADD

For the inverse of arithmetic operations I utilized the definition of the negation in 2s complement: $-x = \bar{x} + 1$. This also means that $\bar{x} = -x - 1$ and therefore:

$$\overline{x + y} = -(x + y) - 1 = -x - y - 1 = \bar{x} + 1 + \bar{y} - 1 = \bar{x} + \bar{y} + 1$$

Using associativity of addition the balanced variant of ADD looks like the following:

%1 = 0	\bar{x}	0	x	
%2 = 0	\bar{y}	0	y	
%3 = 0	$\bar{x} + 1$	0	x	%1 + 0x00010000
%4 = c	$\overline{x + y}$	c'	$x + y$	%3 + %2
%5 = 0	$\overline{x + y}$	0	$x + y$	%4 & 0x00ff00ff

Both c and c' denote possible carry values that need to be filtered.

SUB

For subtraction I again use the definition of 2s complement, giving me the following for the inverse result:

$$\overline{x - y} = -(x - y) - 1 = y - x - 1 = y + (-x - 1) = y + \bar{x} = \bar{x} + y$$

Applying the same definition to the regular result yields

$$x - y = x + \bar{y} + 1$$

resulting in a quick and convenient balanced subtraction:

%1 = 0	$\parallel \bar{x}$	$\parallel 0$	$\parallel x$	
%2 = 0	$\parallel \bar{y}$	$\parallel 0$	$\parallel y$	
%3 = 0	$\parallel y$	$\parallel 0$	$\parallel \bar{y}$	%2 ROR 16
%4 = 0	$\parallel y$	$\parallel c$	$\parallel \bar{y} + 1$	%3 + 0x00000001
%5 = c'	$\parallel \bar{x} + y$	$\parallel c''$	$\parallel x + \bar{y} + 1$	%1 + %4
%6 = 0	$\parallel \overline{x - y}$	$\parallel 0$	$\parallel x - y$	%5 AND 0x00ff00ff

MUL

The inverse result of multiplication can be calculated as follows:

$$\overline{x \cdot y} = -(x \cdot y) - 1 = (-x) \cdot y - 1 = (\bar{x} + 1) \cdot y = \bar{x} \cdot y + y - 1$$

Which gives us the following balanced multiplication:

%1 = 0	$\parallel \bar{x}$	$\parallel 0$	$\parallel x$	
%2 = 0	$\parallel \bar{y}$	$\parallel 0$	$\parallel y$	
%3 = \bar{y}	$\parallel 0$	$\parallel 0$	$\parallel y$	transform_2_1(%2)
%4 = c	$\parallel \bar{x} \cdot y$	$\parallel c'$	$\parallel x \cdot y$	%1 · %3
%5 = c''	$\parallel \overline{x \cdot y} + 1$	$\parallel c'$	$\parallel x \cdot y$	%4 + (%2 LSL 16)
%6 = c'''	$\parallel \overline{x \cdot y}$	$\parallel c'$	$\parallel x \cdot y$	%5 + 0x00ff0000
%7 = 0	$\parallel \overline{x \cdot y}$	$\parallel 0$	$\parallel x \cdot y$	%6 AND 0x00ff00ff

DIV and REM

As binary division seemed unnecessarily complex for balanced values, I instead implemented it by repeated subtraction. Using my constructs for balanced subtraction and addition (for the result), I simply subtract the divisor until it is larger than the remaining dividend. For division I return the number of subtraction, and for the remainder I simply return the remaining dividend.

This process becomes less trivial for negative numbers, used in sdiv and srem in LLVM IR. In accordance with the semantics of these instructions in LLVM IR, as specified in the LLVM language reference manual[19], I catch the signs of operands beforehand and set the sign of the result accordingly. The code for signed division is shown in Listing 5.1.

Listing 4.1: Balanced signed division

```

1
2 int balanced_sdiv(int lhs, int rhs) {
3     uint32_t ret = 0x00ff0000;
4
5     uint8_t negative = 0;
6     if(lhs & 0x00000080){
7         negative = !negative;
8         lhs = balanced_negative(lhs);
9     }

```

```

10
11     if(rhs & 0x00000080){
12         negative = !negative;
13         rhs = balanced_negative(rhs);
14     }
15
16
17     while (lhs <= rhs) {
18         lhs = balanced_sub(lhs, rhs);
19         ret = balanced_add(ret, 0x00fe0001);
20     }
21
22     if(negative)
23         return balanced_negative(ret);
24     else
25         return ret;
26 }

```

Shifting

While performing logical shifts, I need to ensure that the correct bits are pushed in. When 0s are shifted in for x I have to shift in 1s for \bar{x} , and vice versa. This is done by ORring the target value with 0xff000000 or 0x0000ff00, as needed. The shifting is performed normally and the result is then AND filtered with 0x00ff00ff to comply with Scheme 1 again.

4.3 Testing for Correctness

While the individual steps for each binary operator are themselves a theoretical proof for their correctness, I still wanted to validate them. As there are only 256 possible 8bit values, I could easily brute-force every combination of them, and verify the correctness of the result. For this purpose I wrote python code that allows execution of intermediate steps. By specifying the individual steps with lambdas, and then constructing the entire balanced operation from unary and binary operations, I can execute the operation step by step. The intermediate results are then stored in *numpy* arrays, allowing me to check if the results are correct, and for which values the results are incorrect, as well as where any errors happen. As an example, Listing 4.2 shows the intermediate steps for multiplication.

Listing 4.2: Step-by-step execution of balanced multiplication

```

1 m = MultiStepOperation([
2     Convert_1_2(1), #2
3     BinaryOperation(0,2, lambda x,y: (x*y) & 0xffffffff), #3 the AND is required due to
        python's arbitrary precision integers
4     BinaryOperation(3,1, lambda x,y: x + (y << 16)), #4
5     UnaryOperation(4, lambda x: x + 0x00ff0000), #5
6     UnaryOperation(5, lambda x: x & 0x00ff00ff), #6
7 ])
8 m.execute()
9 incorrectResults = m.testCorrectness(lambda x,y: (x*y)&0xff)
10 print(

```

The *Unary-* and *BinaryOperation* classes take the indices of the layers to operate on (0 and 1 are the inputs, all others are intermediate values), as well as the operation in form of a lambda. Executing the *MultiStepOperation* will then execute all lambdas in order and store the intermediate results in *numpy* arrays. Correctness is then tested by checking if all final results are equal to the output of a reference operation ($x \cdot y$ in this case).

4.4 Evaluating the Balancedness

The balancedness of my operations is evaluated using the same python code. As all intermediate results are stored during evaluation I can easily calculate the distribution of their Hamming weights, as shown in Figure 4.2. I used these histograms to check if operations needed improvement, and if that was the case, I tried to find a different, more balanced way of performing them.

MUL




Figure 4.2: Histogram of Hamming weights of balanced multiplication

Chapter 5

Implementation

The transformation of normal code into my balanced form happens automatically inside the compiler. This requires no additional considerations of the programmer, while still providing increased robustness. My thesis is intended as a proof of concept and as such does not balance all variables in the code. It balances only variables on the stack, including function parameters, return values, literals and local variables. I chose the stack as it provides a clean cut with little ambiguity for the programmer, while still balancing enough to decrease variance in Hamming weights by a measurable amount. Figure 5.1 shows all candidates for balancing, as well as their relationship. If one candidate has their value set by another (e.g. result of binary operators being stored in variables), then this introduces a dependency for this balancing. These dependencies are shown as arrows in Figure 5.1. Memory locations (registers, heap memory, etc.) are balanced iff all values stored in them are balanced.

5.1 LLVM

The LLVM compiler infrastructure project[18] contains a number of subprojects, but it is mostly known for being an extremely versatile compiler. It works by using an intermediate representation (LLVM IR) specifically designed to be source and target independent, while allowing for easy automatic optimization. As most of the work in a compiler goes into the so-called optimization passes. This design makes the bulk of the work applicable to all languages. A language can be added to LLVM by writing a frontend, translating source code to LLVM IR. The translation from LLVM IR to machine code for the target architecture is then done by backends, which can also easily be added. Figure 5.2 sketches this architecture.

The optimization passes at the core of LLVM take LLVM IR as input and return it as output. As such, optimization passes for LLVM IR are immediately usable for every language and every platform that is compatible with LLVM. This means implementing my balancing pass for the LLVM toolchain makes it very widely usable. For this reason, and because of the powerful analysis enabled by LLVM's well defined IR language, LLVM was chosen for my thesis.




Figure 5.1: The balancing status of my thesis project

5.2 Balancing Pass

The balancing pass stores balanced values 32bit integers instead of regular 8bit, and then uses my balanced arithmetic operators instead of the normal operators. While this alone is fairly simple, it causes type mismatches for interactions between balanced and unbalanced memory. These then need to be fixed.

Changing the arithmetic also has some implications on comparison operators. All transformations in the order they are applied are as follows:

1. Change the type of all 8bit integers (*int8*) to 32bit integers (*int32*)
2. Balance constant initializers
3. Balance results of load operations if necessary
4. Unbalance values before store if necessary
5. Use balanced arithmetic operations instead of regular operators
6. Fix comparison directions
7. Fix type issues that arise in the instructions that have not been replaced




Figure 5.2: The general architecture of the LLVM compiler

The LLVM C++ API provides an iterator over all instructions in a function. My pass uses this to go over all instructions, and transforms the current instruction if necessary. This is usually done by generating a new LLVM IR instruction and replacing references to the old instruction with it.

A special case are function parameters. As these cannot be changed for an existing function, the first step in my balancing pass is to clone the original functions with changed parameter and return types.

Cloning Functions

Cloning functions is done in two parts. First the prototype for the new function is created. During this creation the pass goes through all parameter and changes their types from *int8* to *int32*. The same is done for the return type. This gives me a skeleton for the balanced function, which is inserted into the module, making it accessible in the future. All new functions are given a unique name, specifically the old name prepended with *balanced_*. This naming is important as it allows me to detect already balanced functions before cloning them. It is also required to adjust the target of function calls.

The content of the original function is then copied using a helper in the LLVM API called *CloneFunctionInto*. Without any additional parameters, the copied instructions will still reference function parameters of the original function, will result in broken code in the new function. To avoid this I use a so-called *Value Mapper* to replace the old parameters with the new ones everywhere they are referenced. This change alone would cause type mismatches and generates code that does not compile, but the other steps of my pass fix these problems.

Balancing Allocations

In order to declare and use local variables in LLVM IR the memory for them first has to be allocated using the *alloca* instruction. Even function parameters are not used directly but first copied into memory explicitly allocated for this function. Note that even though the naming is similar to C's *malloc* call, the memory for *alloca* is on the stack in this case.

The *alloca* instruction takes the type to be allocated as parameter, and returns a pointer to that type. This means that for balancing all the pass has to do is replace the *alloca* for *int8* with one for *int32*. Allocations for local arrays work the same way, the pass just needs to extract the dimensions from the old allocation.

Balancing Stores

It can happen that the target code tries to store a balanced variable (*int32*) into an unbalanced pointer (*int8*). In this case the pass unbalances the variable in a temporary before storing it.

While this does cause information leakage and a reduction in robustness, such a case can be avoided fairly easily. As only global memory is unbalanced, this does not happen when the program stores all values on the stack.

Balancing Loads

Balancing loads is a mirror case of balancing stores. When loading from an unbalanced pointer into a balanced variable, the pass first loads into an unbalanced temporary and then balances the value before storing it in the local variable.

Balancing Binary Operations

I implemented the balanced operations described in Section 4.2 in C, each as an individual function. In order to balance binary operations they need to be replaced by calls to these new functions. As all binary operations are represented by the same instruction in the LLVM API, the pass needs to examine the *opcode* of the instruction. Based on that it decides which function call to generate.

For most operations the balanced operation is a direct implementation of the respective steps in Chapter 4. Division, and remainder however are implemented by repeated addition/-subtraction. As an example, Listing 5.1 shows the balanced function for the *sdiv* (signed division) operation in LLVM IR.

Listing 5.1: Balanced sdiv

```
1 int balanced_sdiv(int lhs, int rhs) {
2     uint32_t ret = 0x00ff0000;
3
4     uint8_t negative = 0;
5     if(rhs & 0x00000080){
6         negative = 1;
7         rhs = balanced_negative(rhs);
8     }
9
10
11     while (lhs <= rhs) { //~x <= ~y iff x >= y
12         lhs = balanced_sub(lhs, rhs);
13         ret = balanced_add(ret, 0x00fe0001);
14     }
15
16     if(negative)
17         return balanced_negative(ret);
18     else
19         return ret;
20 }
```

The semantics, especially the handling of negative values are made to be consistent with the semantics of LLVM.

Balancing Pointer Arithmetic

Balanced values cannot be used for array indexing directly. Therefore, whenever a balanced variable is used as index for an array access it is unbalanced before use. All array accesses use the *getelementptr* instruction in LLVM IR, so this is easy to catch.

Balancing Compares

In both of my balancing schemes the inverse occupies the more significant bits than the value itself. This changes the direction of comparison operations, meaning < becomes >, and >= becomes <=.

5.3 Building the Optimization Pass

The compiler pass is built using CMake as that makes loading the required parts of LLVM very easy. Listing 5.2 shows the *CMakeLists.txt* for my balancing pass. The code is based on the template repository provided in [26].

Listing 5.2: CMake configuration for my balancing pass

```
1 cmake_minimum_required(VERSION 3.13)
2
3 find_package(LLVM REQUIRED CONFIG)
4 add_definitions(${LLVM_DEFINITIONS})
5 include_directories(${LLVM_INCLUDE_DIRS})
6 link_directories(${LLVM_LIBRARY_DIRS})
7
8 add_library(Passes MODULE
9     Insert.cpp
10 )
11
12 set(CMAKE_CXX_STANDARD 14)
13
14 # LLVM is (typically) built with no C++ RTTI. We need to match that;
15 # otherwise, we will get linker errors about missing RTTI data.
16 set_target_properties(Passes PROPERTIES
17     COMPILE_FLAGS "-fno-rtti"
18 )
```

It uses the *find_package* function of CMake, which sets the locations for definitions, header files, and link directories. All these are needed to build my pass. The pass itself is then built as a *MODULE* library, which tells CMake to build a shared library that can be dynamically loaded at runtime by the optimizer. As the pass is loaded by the optimizer, which is built without run-time type information (RTTI), the pass needs to be built without RTTI as well.

This configuration then builds a file called `libPasses.so`. During the compilation of my test code (Section 6.2) I can then load this library as a plugin for the LLVM optimizer.

Chapter 6

Evaluation

To test the effectiveness of my balancing I compared balanced code with regular code. In order to decrease the turnaround time during development I decided to run the code in an emulator, as opposed to on actual hardware. This also reduces the amount of effort for evaluation.

Instead of running a full power analysis attack on actual hardware I added code to the QEMU emulator that generates histograms of Hamming weights during execution. This essentially simulates a scenario where an attacker has precise enough instruments to measure the Hamming weight of every register during every clock cycle. Such a scenario would equate an extremely powerful attacker, and any robustness improvements for this scenario indicate improvements in real-world scenarios with reasonable confidence.

6.1 QEMU

QEMU is a generic and open source machine emulator and virtualizer.[5] While it can be used as a full fledged virtualization environment and sandbox, it can also emulate different processor architectures for programs without first emulating an OS. This process, called *bare-metal emulation*, allows me to evaluate the performance of my thesis project on a simulated ARM processor running on my computer.

During the execution of emulated code, so-called guest code, it can also provide a GDB server, allowing for remote debugging of code running inside QEMU. Unfortunately this debugging has to be done in ARM assembly, as all C debugging information has been lost during the build process.

Memory Layout of QEMU Kernels

Even with bare-metal emulation, QEMU still takes its input as a kernel. Due to this, it starts execution at address 0x1000, as everything before that address is usually reserved for interrupt handling. This requires some additional setup in my build process (see Section 6.2).

Extending QEMU

To perform any evaluation I first needed to add code to QEMU that computes Hamming weight histograms during execution. Doing this proved harder than expected, due to optimizations that happen during execution of guest code.

QEMU does not simply interpret the guest code in a simulated processor. Instead it translates the machine code for the guest platform into machine code for the host platform, and places that “patched” machine code in memory. A second executor thread then runs that code as it becomes available.

This translation backend is called the Tiny Code Generator (TCG), which not only performs the translation but also some optimizations. Instrumenting QEMU for analysis is hard due to the fact that the TCG works through multiple layers of indirection, utilizing both helper functions and preprocessor macros, some of which are defined in different files depending on the host architecture (the specific definition file is chosen while building QEMU).

This multi threaded approach also makes examining values during execution very hard. The executor thread does not know what code it is executing, it only has a pointer (the simulated program counter) to the next instruction or the next basic block. The TCG on the other hand knows which operations are being executed, but it does not know the values of the operands. It also has no way of accessing these values as they might not even be computed yet. So short of either parsing the memory at the simulated program counter or writing a symbolic execution engine for TC (essentially replacing QEMU), this emulation model cannot be used for my thesis.

Luckily, QEMU also offers emulation via the TC Interpreter (TCI). The TCI does not transform TC into host assembly, and instead simulates a guest CPU in software. During this simulation ALU operations are handled by special functions, and their return values are then stored in the simulated registers. The call sites of these functions are where my evaluation code is located, calculating the Hamming weight of results and generating the histogram.

6.2 Test Code

I tested my balancing with RC4[1] and AES[10]. RC4 used to be the industry standard for symmetric encryption, and has an extremely small codebase. AES is current symmetric encryption standard. Both algorithms fit my target use case of encryption on an embedded device.

Building the Test Code

Because I need to load my plugin and my balanced arithmetic functions during the optimization step, and because of the memory layout in QEMU kernels, the build process is a lot more involved than in normal cross compilation.

As discussed in Section 5.1 the LLVM compilation process can be split into multiple steps. I use this feature multiple times in the build process of my test code. The output of the build process for the RC4 code is shown in Listing 6.1.

Listing 6.1: Output of the Makefile

```
1 arm-none-eabi-as -ggdb startup.s -o startup.o
```

```

2 clang -target arm-v7m-eabi -mcpu=arm926ej-s -O0 rtlib.c -S -emit-llvm -o rtlib.ll
3 clang -target arm-v7m-eabi -mcpu=arm926ej-s -O0 program.c -S -emit-llvm -o program.ll
4 llvm-link rtlib.ll program.ll -S -o linked.ll
5 opt -load="../../passes/build/libPasses.so" -insert linked.ll -S -o optimized.ll
6 Balancing module: linked.ll
7 llc optimized.ll -o optimized.S
8 arm-none-eabi-as -ggdb optimized.S -o optimized.o
9 arm-none-eabi-ld -T startup.ld startup.o optimized.o -o program.elf
10 arm-none-eabi-objcopy -O binary program.elf program.bin

```

Lines 2 and 3 show the translation of the C code into LLVM code, using the Clang[17] C frontend for LLVM. *Program.c* is the file containing the RC4 code and *rtlib.c* contains the balanced binary operations. The `-S` flag specifies output to be in human readable LLVM IR instead of bytecode, which allows for easier debugging. The specified `-target` platform and CPU (`-mcpu`) are written into the preamble of the LLVM IR, and carried on through the entire toolchain until the compilation into target code on line 7.

Then both LLVM files are merged using *llvm-link*, which is simply a concatenation of both files and some reordering. This merger puts the functions declared in *rtlib.c* in the same module as the target code, and makes them accessible to the compilation pass running on that module.

Line 5 runs the LLVM optimizer on the module, loading my balancing pass, which is contained in *libPasses.so*. The pass is run by issuing the flag assigned to it (`-insert` in this case). As discussed in Section 5.1 both the input and output of the optimizer are LLVM IR. Again the `-S` flag is used for human readable output. Line 6 shows output of the actual compiler pass.

In line 7 the LLVM IR code is compiled into target code, in this case ARM assembly. The specification of the target platform is taken from the preamble of the LLVM IR file, as specified in the frontend call.

The final three steps are handled by the GNU Cross Tools. First the target code is assembled (line 8) and then it is linked with a prewritten memory map and a fixed startup assembly file (line 9). The memory map is required due to QEMU's memory layout, as discussed in Section 6.1. QEMU starts execution with the program counter set to address `0x1000`. Unfortunately, I cannot control the memory layout of the code during and after the compilation process, so I have no guarantee that the *main* function will land at the desired address. For this I use a memory map *startup.ld* (as described in [2]), which causes the code defined in *startup.s* to be at memory address `0x1000`. The content of *startup.ld* is shown in Listing 6.2.

Listing 6.2: Memory map in *startup.ld*

```

1 ENTRY(_Reset)
2 SECTIONS
3 {
4   . = 0x10000;
5   .startup . : { startup.o(.text) }
6   .text : { *(.text) }
7   .data : { *(.data) }
8   .bss : { *(.bss COMMON) }
9   . = ALIGN(8);
10  . = . + 0x1000; /* 4kB of stack memory */
11  stack_top = .;
12 }

```

The code in *startup.s* then fixes the stack pointer and loads the entry function *c_entry* in my test code, as shown in Listing 6.3.

Listing 6.3: Startup assembly code

```
1 .global _Reset
2 _Reset:
3     LDR sp, =stack_top
4     BL balanced_c_entry
5     B .
```

Chapter 7

Results

For the evaluation both the balanced and the unbalanced version were compiled using my Clang and GNU cross compiler toolchain. Both versions were compiled using the `-O0` option, to avoid the influence of any optimizations. Table 7.1 shows a summary of the properties of both versions. Figures 7.1 and 7.2 contain histograms of Hamming weights during execution of the balanced and unbalanced code. A more detailed discussion of the results follows.


	RC4		AES	
	unbalanced	balanced	unbalanced	balanced
Balancedness	0.236	0.455	0.362	0.584
No. of Operations	77349	401287	83549	2396186
Relative Increase	1	5.19	1	26.68
Code Size	3.5 KB	3.1 KB	5.8 KB	14 KB

Table 7.1: Properties of balanced and unbalanced test code

7.1 Robustness


As visible in both Figure 7.1 and Figure 7.2, the balanced version has a much narrower distribution of Hamming weights. Although my balancing does not reach the perfect outcome of identical Hamming weights for all operations, it shows a significant move towards it. Perfect balancing cannot be reached with current ALUs, as their design forces imbalances in intermediate values. For this reason the balancedness in Table 7.1 is the ratio of Hamming weights in the range between 7 and 9, and not only the ratio of Hamming weights of 8.

The balancedness metric in Table 7.1 is a very simplistic metric, however, and the histograms in Figures 7.1 and 7.2 paint a much clearer picture of the effectiveness of my balanced arithmetic. The balancing works especially well for AES, as shown in Figure 7.2b. A large number of values is perfectly balanced, as signified by the large value at 8. This is due to the large number of table lookups. In the beginning of my code the lookup tables are copied onto the stack, which causes them to be balanced. Another cause is the frequent usage of XOR operations, which are perfectly balanced in my arithmetic. The additional spike around 9 is likely caused by the large number of loops in AES, causing a many increment operations



(a) Unbalanced RC4

(b) Balanced RC4



(c) Scaled Hamming weight histograms for RC4

Figure 7.1: Hamming weight histograms for balanced and unbalanced RC4





Figure 7.2: Hamming weight histograms for balanced and unbalanced AES

and therefore additions. However, I am not entirely certain this is the only reason, as RC4, which has a similarly high ratio of increments, does not exhibit the same behavior.

For RC4 the balancing does not work as well. The largest spike in Hamming weights is at 7 here, and the variance is higher. This value is only an intermediate Hamming weight for balanced subtraction, which does not occur in RC4. Due to this I assume this is caused by array accesses, which require the value to be unbalanced before it can be used as index. Another possibility is that this is some artifact not directly linked to my arithmetic. The number of values with Hamming weight 7 is roughly the same as in AES, which supports this theory.

For both AES and RC4 the histograms indicate increased robustness, and the reduced variance in histograms should reduce the amount of information retrievable by an attacker.

7.2 Performance

Unfortunately the performance impact of my balancing pass is rather large. As shown in Table 7.1 the number of operations increases by a factor of 5.19 for RC4, and by a factor of 26.68 for AES. A possible reason for this discrepancy is the larger number of array accesses in AES, which all require unbalancing.

Code size does not increase as drastically. For RC4, the balanced code actually requires *less* memory than the unbalanced version. This might be caused by a simple dead code removal routine I added to reduce the lines of code in the LLVM IR files during debugging. The code size for balanced AES should also be fine for most embedded platforms, as that already includes all lookup tables. The moderate increase in code size is caused by the balanced operators being implemented as functions, and not being inlined during compilation. Adding inlining for the operators would allow for an additional memory-performance tradeoff, if desired. Calling the operator functions causes overhead (storing and restoring of registers, etc.), which is likely the main cause of the increased memory size. Another probable cause is the unbalancing instructions before array indexing. These are also implemented as functions, again causing overhead.

The code was not optimized (compiled with `-O0`), so there was no loop unrolling. This would cause an additional increase in code size for the case of inlined operators.

While the performance impact is (prohibitively) large, please note that performance was not a focus for my thesis.

Chapter 8

Conclusion

In my thesis I evaluated the robustness of a compiler generated software approach to Dual-Rail-Logic. By writing a proof of concept implementation I explored a new perspective on hardening embedded platforms against power analysis attacks. The hardening is done by not using the entire available word size, and instead storing the inverse of data in order to balance the Hamming weight. Using these balanced values requires an entirely new arithmetic, which is the main contribution of this thesis.

The discussion of my work is split into three parts, for easier readability.

8.1 Summary of Results

The approach taken in my thesis works for my test code. Balancing the binary values leads to a visible decrease in variance of Hamming weights. This indicates an increased robustness against power analysis attacks.

The arithmetic I present in this thesis is correct. This was proven both theoretically, as well as by exhaustive search. With balanced replacements for all operators on 8bit integers in LLVM IR, my arithmetic is sound and complete.

Notably, robustness against power analysis can be increased by not using every available bit. This reduction in word size, along with the introduction of redundancy for balancing Hamming weights, drastically reduces the information an attacker can recover. Unfortunately most binary operations cannot be executed on balanced values without imbalanced intermediates, due to the design of ALUs. The only operator that has no imbalanced intermediates is XOR. With my balancing choices no perfect balancing is possible for RISC architectures and current ALUs. A different balancing scheme, using bit-interleaving, would require much more effort for logical and especially arithmetic operations, and as such would be unsuitable for a proof of concept project like my thesis. Even then, there is no guarantee that a scheme based on interleaving performs better.

For RC4 the balancing works, although not entirely as expected. The most frequent Hamming weight is not where it should be, possibly caused by a very high ratio of array accesses, each requiring an unbalancing beforehand. It is also possible that this is a general artifact of program structure, as AES shows a similar frequency for the same Hamming weight.

For AES the balancing works very well, and the histogram looks promising. Both its S-Box, which is copied to the stack in my code, and XOR, its most common binary operation,

are perfectly balanced in my arithmetic. This indicates a significant increase in robustness, as shown by Figure 7.2. As such I believe my proof of concept shows the general approach is sensible, and it is reasonable to assume the increased robustness generalizes to similar cryptographic constructs.

My approach has been tested C code written for an 8bit architecture, but it should generalize to any LLVM compatible language whose compiler generates 8bit integers in LLVM IR. The automatic transformation means programmers can benefit from the security benefits without many considerations on their side. As it stands, a programmer still needs to try and utilize the stack as much as possible, but this does not require expert knowledge anymore. While only being effective for code that utilizes at most 8bit integers, this is not really a limitation for cryptographic algorithms, as these usually only operate on bytes.

With my thesis I also show that it is possible to automatically implement a generally applicable defensive measure during compilation. I believe this highlights the great potential of modern compilers, opening multiple avenues for future work.

8.2 Limitations

Unfortunately, the performance impact of my balanced arithmetic is massive. At least for AES, the overhead introduced by my balancing pass seems prohibitive for now. The overhead stems from my operators being implemented via functions, which are not inlined. This limits the amount by which code size increases, but drastically increases the amount of operations required for register storing and restoring. Enabling inlining (and enabling compiler optimizations after my pass in general) would reduce this overhead, but for my thesis I wanted a raw evaluation of my method.

With current ALUs and a RISC architecture, an increase in the number of operations by 5 seems to be a lower bound, as that is the lowest number of intermediate operations in my balanced arithmetic. Much larger increases are possible, as shown by balanced AES. It is also important to note that this is for 8bit word sizes on a 32bit capable platform. With this reduced word size it would require algorithms for handling large numbers (along the lines of GnuMP[13]) to reach the full 32bit value range again. This would additionally reduce performance by a factor of at least 4.

The balancing is also incomplete, as only stack values are currently balanced. Balancing global values (and thus all value types), would completely free the programmer from any limitations on their program. Currently there is also no formal validation of my method. While the histograms of Hamming weights suggest increased robustness, they forego any notion of time. In order to give a more grounded security claim one would need to either attack actual hardware running balanced code, or extend QEMU further to capture virtual power traces during execution. Attacking actual hardware is hard even without additional defenses in place as 32bit capable platforms run much higher clock rates than 8bit platforms, leading to much larger amounts of trace data for analysis. Generating virtual power traces in QEMU would lead to the same problem of large traces, with the addition that extending QEMU is a massive amount of work.

8.3 Future Work

The most obvious future work for my thesis would be extending the balancing to global values. This would reduce the considerations a programmer has to keep in mind even more, with still the same increase in robustness.

Alternatively, a nice feature would be the ability to mark certain variables for balancing, for example via special types. This marking would then be transmitted to LLVM IR by a plugin for the frontend for the current language (for C this would be Clang). The balancing pass could then create a graph of all variables influencing the balancing target and balance all of them. This would reduce the performance impact, while still providing increased robustness where needed.

It is currently also not clear if the balanced operations are optimal. Future work could find either a faster arithmetic (with possible tradeoffs for robustness), or an optimality proof of the current arithmetic. Reducing the performance impact could make this approach more generally applicable, and give it some real use cases.

In the realm of side channel defenses there are a number of possibilities for future work. My thesis has applied a generally applicable *hardware* defense automatically in software during compilation. Following a similar approach, one could utilize static analysis in the compiler to generalize software defensive measures. Masking could be applied automatically, with new masks (and lookup tables) being computed during compile-time, if so desired. Secret sharing schemes could also be chosen based on the operations happening in the program. By searching a predefined list of schemes, complete with their invariant operations, the compiler could offer applying such a scheme for increased robustness against power analysis.

Side channel defenses are only a limited subset of the possibilities of compiler enabled security in general. The power that well defined intermediate representations in modern compilers (especially LLVM IR) afford us can enable much more sophisticated security analysis than was previously possible. Using this we should be able to automatically catch and fix many trivial security issues, and provide high level feedback where no automatic fix is possible. Where code analysis plugins for IDEs now point out possible simplifications in logical predicates, they could point out potential security risks in the future.

Bibliography

- [1] URL: <https://en.wikipedia.org/wiki/RC4> (visited on 07/21/2017).
- [2] URL: <https://balau82.wordpress.com/2010/02/28/hello-world-for-bare-metal-arm-using-qemu/> (visited on 06/12/2019).
- [3] Mehdi-Laurent Akkar and Christophe Giraud. "An implementation of DES and AES, secure against some attacks". In: *International Workshop on Cryptographic Hardware and Embedded Systems*. Springer. 2001, pp. 309–318.
- [4] Karthik Baddam and Mark Zwolinski. "Path switching: a technique to tolerate dual rail routing imbalances". In: *Design Automation for Embedded Systems 12.3* (2008), pp. 207–220.
- [5] Fabrice Bellard. "QEMU, a fast and portable dynamic translator." In: *USENIX Annual Technical Conference, FREENIX Track*. Vol. 41. 2005, p. 46.
- [6] Rainer Böhme. *Information Security II lecture notes*. 2017.
- [7] Eric Brier, Christophe Clavier, and Francis Olivier. "Correlation power analysis with a leakage model". In: *International Workshop on Cryptographic Hardware and Embedded Systems*. Springer. 2004, pp. 16–29.
- [8] Suresh Chari et al. "Towards sound approaches to counteract power-analysis attacks". In: *Annual International Cryptology Conference*. Springer. 1999, pp. 398–412.
- [9] Jean-Sébastien Coron and Louis Goubin. "On boolean and arithmetic masking against differential power analysis". In: *International Workshop on Cryptographic Hardware and Embedded Systems*. Springer. 2000, pp. 231–237.
- [10] Joan Daemen and Vincent Rijmen. *The design of Rijndael: AES-the advanced encryption standard*. Springer Science & Business Media, 2013.
- [11] Jovan D Golić and Christophe Tymen. "Multiplicative masking and power analysis of AES". In: *International Workshop on Cryptographic Hardware and Embedded Systems*. Springer. 2002, pp. 198–212.
- [12] Louis Goubin and Jacques Patarin. "DES and differential power analysis the "Duplication" method". In: *International Workshop on Cryptographic Hardware and Embedded Systems*. Springer. 1999, pp. 158–172.
- [13] Torbjörn Granlund. "Gnu mp". In: *The GNU Multiple Precision Arithmetic Library 2.2* (1996).
- [14] Pascal Junod et al. "Obfuscator-LLVM - software protection for the masses". In: *Software Protection (SPRO), 2015 IEEE/ACM 1st International Workshop on*. IEEE. 2015, pp. 3–9.

- [15] Paul Kocher, Joshua Jaffe, and Benjamin Jun. "Differential power analysis". In: *Annual International Cryptology Conference*. Springer. 1999, pp. 388–397.
- [16] Paul Kocher et al. "Introduction to differential power analysis". In: *Journal of Cryptographic Engineering* 1.1 (2011), pp. 5–27.
- [17] Chris Lattner. "LLVM and Clang: Next generation compiler technology". In: *The BSD conference*. Vol. 5. 2008.
- [18] Chris Lattner et al. "The LLVM compiler infrastructure". In: URL <http://llvm.org> (2010).
- [19] Chris Lattner and Vikram Adve. *LLVM language reference manual*. 2006.
- [20] Yi-Hong Lyu et al. "DBILL: an efficient and retargetable dynamic binary instrumentation framework using LLVM backend". In: *ACM Sigplan Notices*. Vol. 49. 7. ACM. 2014, pp. 141–152.
- [21] Thomas S Messerges. "Securing the AES finalists against power analysis attacks". In: *International Workshop on Fast Software Encryption*. Springer. 2000, pp. 150–164.
- [22] Simon Moore et al. "Improving smart card security using self-timed circuits". In: *Proceedings Eighth International Symposium on Asynchronous Circuits and Systems*. IEEE. 2002, pp. 211–218.
- [23] Alin Razafindralaibe, Michel Robert, and Philippe Maurine. "Formal evaluation of the robustness of dual-rail logic against DPA attacks". In: *International Workshop on Power and Timing Modeling, Optimization and Simulation*. Springer. 2006, pp. 634–644.
- [24] Matthieu Rivain and Emmanuel Prouff. "Provably secure higher-order masking of AES". In: *International Workshop on Cryptographic Hardware and Embedded Systems*. Springer. 2010, pp. 413–427.
- [25] Eyal Ronen et al. "IoT goes nuclear: Creating a ZigBee chain reaction". In: *2017 IEEE Symposium on Security and Privacy (SP)*. IEEE. 2017, pp. 195–212.
- [26] Adrian Sampson. *LLVM for Grad Students*. 2015. URL: <http://www.cs.cornell.edu/~asampson/blog/llvm.html> (visited on 06/12/2019).
- [27] Hendra Saputra et al. "Masking the energy behavior of DES encryption". In: *Proceedings of the conference on Design, Automation and Test in Europe-Volume 1*. IEEE Computer Society. 2003, p. 10084.
- [28] Danil Sokolov et al. "Design and analysis of dual-rail circuits for security applications". In: *IEEE Transactions on Computers* 54.4 (2005), pp. 449–460.