# Custom APB UART IP Design

Prepared by

Aly Mohammed Hussein 22p0018

## 1.0 Introduction

This project focuses on the design of a Universal Asynchronous Receiver/Transmitter (UART) wrapped with an AMBA APB slave interface.

The UART provides reliable serial communication, while the APB wrapper enables memory-mapped register access from a processor in an SoC.

Key objectives:

Implement UART transmitter (TX) and receiver (RX) in Verilog. Implement a baud rate generator for precise timing.

Implement an APB slave logic that exposes UART control/status/data registers to a system bus.

Verify operation using testbenches for TX, RX, and APB wrapper.

# 2.0 Design Analysis

## **UART Transmitter (TX)**

```
module UART_TX #(
        parameter CLK_FREQ = 100_000_000, // 100 MHz
       parameter BAUD = 9600,
                        = CLK_FREQ / BAUD
       parameter DIV
       input wire
                       arst_n,
                       tx_en,
       input wire [7:0] tx_data,
10
      output reg
11
                       tx_busy,
       output reg
       output reg
12
                       tx_done
13
14
15
16
       reg [9:0] frame;
17
       reg [3:0] bit_cnt;
18
       reg [20:0] tick_load;
       wire
                 tick_FSM;
20
21
        baud_counter bc (
          .rst(~arst_n),
          .load_val(tick_load),
           .tick_FSM(tick_FSM)
```

```
always @(posedge clk or negedge arst_n) begin
       if (!arst_n) begin
          tx_busy <= 0;
tx_done <= 0;
          tick_load <= 0;
           tx_done <= 0;</pre>
           if (tx_en && !tx_busy) begin
                         <= {1'b1, tx_data, 1'b0};
               bit_cnt <= 0;
tx_busy <= 1;
tick_load <= DIV-1;
           end else if (tx_busy) begin
               if (tick_FSM) begin
                    tx <= frame[bit_cnt];</pre>
                    bit_cnt <= bit_cnt + 1;
                    if (bit_cnt == 9) begin
                        tx_busy <= 0;
tx_done <= 1;
                        tick_load <= 0;
                        tick_load <= DIV-1; // reload for next bit</pre>
           end
ndmodule
```

The transmitter appends a start bit (0), sends 8 data bits (LSB first), then a stop bit (1).

Data is loaded into a 10-bit shift frame: {stop\_bit, tx\_data[7:0], start\_bit}.

Transmission timing is controlled by the baud\_counter.

The tx\_busy signal remains high during transmission, and tx\_done is asserted when complete.

## **UART Receiver (RX)**

```
module UART_RX (
   input wire
                     arst_n,
   input wire
   input wire
                     rx_en,
                     rx_busy,
   output reg
   output reg
                     rx_error,
   output reg [7:0] rx_data,
                     rx_done
   output reg
   localparam IDLE = 3'b000,
              START = 3'b001,
              DATA = 3'b010,
              STOP = 3'b011,
DONE = 3'b100,
              ERR = 3'b101;
   reg [2:0] ps, ns;
   reg [20:0] tick_load;
              tick_FSM;
   wire
   reg [2:0] bit_counter;
   reg [7:0] rx_shift_reg;
              rx_d1;
   reg
   baud_counter bc (
       .rst(~arst_n),
       .load_val(tick_load),
       .tick_FSM(tick_FSM)
```

```
// Edge detection for start bit (falling edge)
36
         always @(posedge clk or negedge arst_n) begin
             if (!arst_n)
38
                rx_d1 <= 1'b1; // idle high
                rx_d1 <= rx;
         wire start_edge = (~rx & rx_d1);
         always @(posedge clk or negedge arst_n) begin
             if (!arst_n) begin
                            <= IDLE;
                ps
                rx_busy
                           <= 0;
                rx_error <= 0;
                           <= 0;
                rx_done
                rx_data
                            <= 0;
                rx_shift_reg<= 0;</pre>
                bit_counter <= 0;
                tick_load <= 0;
                ps <= ns;
```

```
case (ps)
      IDLE: begin
         rx_done <= 0;
         rx_error <= 0;
          if (rx_en && start_edge) begin
            rx_busy <= 1;
tick_load <= 10416 + (10416/2); // 1.5 bit delay
         if (tick_FSM) begin
   tick_load <= 10416; // 1 bit period
   bit_counter <= 0;</pre>
             DATA: begin
                  if (tick_FSM) begin
                       rx_shift_reg[bit_counter] <= rx;</pre>
                       if (bit_counter == 3'd7) begin
                            tick_load <= 10416; // prepare for stop bit</pre>
                       end else begin
                            bit_counter <= bit_counter + 1;</pre>
                       end
             STOP: begin
                  if (tick_FSM) begin
                       if (rx) begin
                           rx_busy <= 0;
                       end else begin
                            rx_error <= 1; // framing error</pre>
                            rx_busy <= 0;
                       end
             DONE: begin
                  rx_done <= 1;
                  rx_data <= rx_shift_reg;</pre>
                  rx_busy <= 0;
             end
             ERR: begin
                 rx_error <= 1;
                  rx_busy <= 0;
         endcase
always @(*) begin
    ns = ps;
    case (ps)
        IDLE: ns = (rx_en && start_edge) ? START : IDLE;
        START: ns = (tick_FSM) ? DATA : START;
        DATA: ns = (tick_FSM && bit_counter == 3'd7) ? STOP : DATA;
        STOP: ns = (tick_FSM) ? (rx ? DONE : ERR) : STOP;
        ERR: ns = IDLE;
end
```

endmodule

The receiver samples the line at 1.5 bit-time after the falling edge of the start bit.

FSM states: IDLE  $\rightarrow$  START  $\rightarrow$  DATA  $\rightarrow$  STOP  $\rightarrow$  DONE/ERR. Bits are shifted into rx\_shift\_reg and latched into rx\_data once reception is complete.

If stop bit = 0, a framing error is flagged via rx\_error.

#### **Baud Generator**

```
module baud_counter #(
         parameter CLK_FREQ = 100_000_000,
         parameter BAUD = 9600,
         parameter DIV
                            = CLK_FREQ / BAUD
     )(
         input wire
                           clk,
                           rst,
         input wire
         input wire [20:0] load_val,
         output reg
                           tick_FSM
10
     );
11
12
         reg [20:0] count;
13
14
         always @(posedge clk or posedge rst) begin
15
             if (rst) begin
16
                 count
                         <= 0;
                 tick_FSM <= 0;
17
             end else begin
18
19
                 if (count == 0) begin
20
                     count <= load_val;</pre>
21
                     tick_FSM <= 1;
                 end else begin
23
                     count
                             <= count - 1;
24
                     tick_FSM <= 0;
25
                 end
26
27
         end
28
     endmodule
```

Generates tick pulses at baud intervals:

Parameterized with CLK\_FREQ = 100 MHz and BAUD = 9600.

Produces a tick\_FSM pulse when the down-counter reaches zero.

Reloads with DIV = CLK\_FREQ / BAUD.

This ensures both TX and RX operate with precise bit-timing.

## **APB Slave Logic**

```
always @(posedge PCLK or negedge PRESETn) begin

if (IPRESETn) begin

apb_fsm_state <= STATH_IDLE;

PREADY <= 1'b6;

end else begin

case (apb_fsm_state)

STATE_IDLE: begin

PREADY <= 1'b6;

if (PSEL) begin

apb_fsm_state <= STATE_SETUP;

end
                         STATE_SETUP: begin

PREADY cm 1'b0;

if (PSEL && IPENABLE) begin

apb_fsm_state cm STATE_ACCESS; // move to ACCESS next cycle
end else if (IPSEL) begin

apb_fsm_state cm STATE_IDLE;
end
                         STATE_ACCESS: begin

if (PSEL && PENABLE) begin

PREADY <= 1'bi; // VALIO transfer

apb_fsm_state <= STATE_IDLE; // back to IDLE after transfer
end else begin
                                                                                                  apb_fsm_state <= STATE_IDLE;
                                                                                         default: begin
   apb_fsm_state <= STATE_IDLE;
   PREADY <= 1'b0;</pre>
                                                            // --- Register Updates (done only in ACCESS phase when PREADY=1) ---
always @(posedge PCLK or negedge PRESETn) begin

if (!PRESETn) begin

ctrl_reg <= 0;

tx_data <= 0;

rx_data_reg <= 0;

stat_reg <= 0;

end else if (apb_fsm_state == STATE_ACCESS && PSEL && PENABLE && PREADY) begin
                                                                                // APS Write
// F (PMITE) begin
case (PADDR)
CTRL_REG_BDDR: ctrl_reg <= PMDATA[3:0];
TX_DATA_ADDR: tx_data <= PMDATA[7:0];
endcase
                                                                                 if (rx_done) begin
| rx_data_reg <= rx_data;
end
                                                                                  stat_reg <= {rx_busy, rx_done, rx_error, tx_busy, tx_done};
                                                                                 else begin
if (rx_done) begin
rx_data_reg <= rx_data;
                                                                                end
stat_reg <= {rx_busy, rx_done, rx_error, tx_busy, tx_done};
                                                             // --- Read Data Logic (Combinational) ---
always @(*) begin
case (PADOR)
CTRL_REG_ADDR: PRDATA = (28'h0, ctrl_reg);
STAT_REG_ADDR: PRDATA = (27'h0, stat_reg);
TX_DATA_ADDR: PRDATA = (24'h0, tx_data);
RX_DATA_ADDR: PRDATA = (24'h0, rx_data_reg);
                                                                                default: PRDATA = 32'h8;
```

```
always @(posedge PCLK or negedge PRESETn) begin
        if (!PRESETn) begin
           ctrl_reg <= 0;
tx_data <= 0;</pre>
           tx_data
           rx_data_reg <= 0;</pre>
            stat_reg <= 0;
        end else if (PSEL && PENABLE && PREADY) begin
            if (PWRITE) begin
                    CTRL_REG_ADDR: ctrl_reg <= PWDATA[3:0];</pre>
                    TX_DATA_ADDR: tx_data <= PWDATA[7:0];</pre>
            if (rx_done) begin
                rx_data_reg <= rx_data;</pre>
            stat_reg <= {rx_busy, rx_done, rx_error, tx_busy, tx_done};</pre>
            if (rx_done) begin
                rx_data_reg <= rx_data;</pre>
            stat_reg <= {rx_busy, rx_done, rx_error, tx_busy, tx_done};</pre>
    end
    always @(*) begin
     case (PADDR)
          CTRL_REG_ADDR: PRDATA = {28'h0, ctrl_reg};
            STAT_REG_ADDR: PRDATA = {27'h0, stat_reg};
            TX_DATA_ADDR: PRDATA = {24'h0, tx_data};
           RX_DATA_ADDR: PRDATA = {24'h0, rx_data_reg};
            default: PRDATA = 32'h0;
endmodule
```

Implements an AMBA APB slave interface to expose UART registers:

```
CTRL_REG (0x0000) \rightarrow control bits (tx_en, rx_en, tx_rst, rx_rst).
STAT_REG (0x0001) \rightarrow status (rx_busy, rx_done, rx_error, tx_busy, tx_done).
```

 $TX_DATA (0x0002) \rightarrow data to transmit.$ 

RX\_DATA (0x0003)  $\rightarrow$  received data.


FSM for APB handshake:

IDLE: Wait for PSEL.


SETUP: Assert PREADY for 1 cycle when PENABLE is high.


# 3.0 State Diagrams

**UART Transmitter FSM** 



#### **UART Receiver FSM**





# 4.0 Design Decisions

8-N-1 format chosen (common and simple).

APB protocol used instead of AXI (simpler for register-mapped peripherals).

Synchronous logic with async reset for clean reset.

Status and data registers latched to avoid glitches on reads.

# 5.0 Verification Strategy

Test Environment: Custom APB testbench (APB\_tb) simulates master transactions.

Loopback test: TX output connected to RX input ( $tx_serial \rightarrow rx$ ).

APB tasks:

apb\_write(addr, data) - write to APB register.

apb\_read(addr) - read from APB register, display result.

Test Sequence:

Reset system.

Enable UART by writing to CTRL\_REG.

Send data byte (0x51) by writing to TX\_DATA.

Wait for TX to complete.

Read RX DATA  $\rightarrow$  should return 0x51.

Read STAT\_REG  $\rightarrow$  should confirm tx\_done=1, rx\_done=1,

rx error=0.

The testbench provides self-checking capability via \$display messages.

#### **UART RX Testbench**

```
timescale 1ns/1ps
     module UART_RX_tb;
        // Parameters
        parameter CLK_FREQ = 100_000_000; // 100 MHz
         parameter BAUD
                          = 9600;
                           = CLK_FREQ / BAUD;
        parameter BIT_PERIOD = 1_000_000_000 / BAUD; // ns per bit
        // DUT signals
         reg clk;
         reg arst_n;
         reg rx_en;
14
         reg rx;
15
         wire rx_busy;
16
        wire rx_error;
         wire [7:0] rx_data;
        wire rx_done;
21
         UART_RX DUT (
            .arst_n(arst_n),
            .rx_en(rx_en),
            .rx_busy(rx_busy),
            .rx_error(rx_error),
             .rx_data(rx_data),
             .rx_done(rx_done)
         initial begin
             forever #5 clk = ~clk; // 10 ns period
         task send_byte;
            input [7:0] data;
             integer i;
                #(BIT_PERIOD);
```

```
48
                 for (i = 0; i < 8; i = i+1) begin
                     rx = data[i];
                     #(BIT_PERIOD);
                 end
                 rx = 1;
                 #(BIT_PERIOD);
             end
         endtask
         initial begin
             arst_n = 0;
             rx_en = 0;
             rx = 1;
             #100;
             arst_n = 1;
             #100;
             rx_en = 1;
             // Send character 'A' (0x41 = 0100_0001)
             $display("Sending byte 0x41 = 'A' ...");
             send_byte(8'h41);
             wait(rx_done);
             $display("Received: %h", rx_data);
             if (rx_data == 8'h41 && !rx_error)
                 $display("TEST PASSED");
             else
                 $display("TEST FAILED");
             □#1000 $stop;
         end
     endmodule
```

## **UART TX Testbench**

```
`timescale 1ns/1ps
     module UART_tb;
        // Parameters
        parameter CLK_FREQ = 100_000_000; // 100 MHz
        parameter BAUD
                             = 9600;
        parameter DIV
                              = CLK_FREQ / BAUD;
        // DUT signals
        reg clk;
        reg arst_n;
        reg
                    tx_en;
        reg [7:0] tx_data;
16
        wire
                  tx_busy, tx_done;
        wire
18
20
        reg
                    rx_en;
        wire [7:0] rx_data;
22
        wire
                  rx_busy, rx_error, rx_done;
24
25
        UART_TX #(
            .CLK_FREQ(CLK_FREQ),
26
27
            .BAUD(BAUD)
28
         ) dut_tx (
29
            .clk(clk),
30
            .arst_n(arst_n),
            .tx_en(tx_en),
32
            .tx_data(tx_data),
33
34
            .tx_busy(tx_busy),
35
             .tx_done(tx_done)
36
37
38
        UART_RX dut_rx (
39
            .clk(clk),
40
             .arst_n(arst_n),
41
             .rx_en(rx_en),
42
43
44
             .rx_busy(rx_busy),
             .rx_error(rx_error),
45
             .rx_data(rx_data),
             .rx_done(rx_done)
```

```
initial begin
       clk = 0;
        forever #5 clk = ~clk; // 10 ns period
       arst_n = 0;
tx_en = 0;
       tx_data = 0;
       rx_en = 0;
       □#100;
       arst_n = 1;
        rx_en = 1;
        #100;
       $display("Sending 0xA5...");
       tx_data = 8'hA5;
        tx_en = 1;
       #10 tx_en = 0;
       wait(tx_done);
       $display("TX finished at t=%0t", $time);
       wait(rx_done);
        $display("RX finished at t=%0t, data=%h", $time, rx_data);
        □#1000 $stop;
    initial begin
       $monitor("t=%0t ns : tx=%b, tx_busy=%b, rx_busy=%b, rx_data=%h, rx_done=%b, rx_error=%b",
                $time, tx, tx_busy, rx_busy, rx_data, rx_done, rx_error);
endmodule
```

#### **APB Testbench**

```
timescale 1ns/1ps
     module APB_tb;
         reg PCLK;
         reg PRESETn;
        // APB interface
9
         reg
                    PSEL;
                    PENABLE;
         reg
                    PWRITE;
        reg
        reg [31:0] PADDR;
         reg [31:0] PWDATA;
15
        wire [31:0] PRDATA;
                    PREADY;
        wire
         wire [3:0] ctrl_reg;
20
        wire
                  rx_done;
21
        wire
                    tx_done;
22
        wire
                    tx_busy;
        wire
                    rx_error;
        wire
                    rx_busy;
25
        wire [7:0] rx_data;
26
         wire [7:0] tx_data;
28
         wire
                    tx_serial;
29
```

```
APB dut (
            .PCLK(PCLK),
.PRESETn(PRESETn),
            .PSEL(PSEL),
            .PENABLE(PENABLE),
            .PWRITE(PWRITE),
            .PADDR(PADDR),
            .PWDATA(PWDATA),
            .PRDATA(PRDATA),
            .PREADY(PREADY),
            .ctrl_reg(ctrl_reg),
            .rx_done(rx_done),
            .tx_done(tx_done),
            .tx_busy(tx_busy),
46
47
            .rx_error(rx_error),
            .rx_busy(rx_busy),
             .rx_data(rx_data),
             .tx_data(tx_data)
        UART_TX #(
            .CLK_FREQ(100_000_000),
            .BAUD(9600)
        ) u_tx (
            .arst_n(PRESETn),
            .tx_en(|tx_data),
            .tx_data(tx_data),
            .tx(tx_serial),
             .tx_busy(tx_busy),
            .tx_done(tx_done)
```

```
UART_RX u_rx (
    .clk(PCLK),
    .arst_n(PRESETn),
   .rx_en(1'b1),
   .rx(tx_serial),
    .rx_busy(rx_busy),
    .rx_error(rx_error),
    .rx_data(rx_data),
    .rx_done(rx_done)
always #5 PCLK = ~PCLK;
task apb_write(input [31:0] addr, input [31:0] data);
   @(posedge PCLK);
   PSEL <= 1;
   PADDR <= addr;
PWDATA <= data;
   PENABLE<= 0;
    @(posedge PCLK);
    PENABLE <= 1;
    @(posedge PCLK);
   while (!PREADY) @(posedge PCLK);
   @(posedge PCLK);
    PSEL <= 0;
   PENABLE<= 0;
    PWRITE <= 0;
```

```
task apb_read(input [31:0] addr);
   @(posedge PCLK);
   PWRITE <= 0;
   PADDR <= addr;
   PENABLE<= 0;
   @(posedge PCLK);
   PENABLE <= 1;
   @(posedge PCLK);
   while (!PREADY) @(posedge PCLK);
   $display("[%0t] APB READ @%h = %h", $time, addr, PRDATA);
   @(posedge PCLK);
   PSEL <= 0;
   PENABLE <= 0;
initial begin
   PSEL = 0;
   PWRITE = 0;
PADDR = 0;
   PWDATA = 0;
   PRESETn = 0;
    repeat(3) @(posedge PCLK);
   PRESETn = 1;
```

```
142
              // Write to CTRL register
143
              apb_write(32'h0000, 32'h1);
              apb_read(32'h0000);
145
146
              //tx=51
              apb_write(32'h0002, 32'h51);
148
              apb_read(32'h0002);
              // Wait for TX-RX transfer
              repeat(90000) @(posedge PCLK);
              // equal 0x51 rx_data
154
              apb_read(32'h0003);
              wait(PREADY);
              apb_read(32'h0001);
159
              $stop;
          end
      endmodule
```

#### DO file

```
vdel -all -lib work
vlib work

function
vlog baud.v

vlog UART_RX.v

vlog UART_TX.v

vlog APB.v

vlog APB_tb.v


vsim -gui work.APB_tb

add wave -r *

run -all
```


## 6.0 Simulation Results

#### TX & RX





```
VSIM 3> run -all
t=0 ns : tx=1, tx busy=0, rx busy=0, rx data=00, rx done=0, rx error=0
# Sending 0xA5...
# t=205000 ns : tx=1, tx_busy=1, rx_busy=0, rx_data=00, rx_done=0, rx_error=0
# t=215000 ns : tx=0, tx_busy=1, rx_busy=0, rx_data=00, rx_done=0, rx_error=0
# t=225000 ns : tx=1, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=104385000 ns : tx=0, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=208545000 ns : tx=1, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=312705000 ns : tx=0, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=521025000 ns : tx=1, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=625185000 ns : tx=0, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=729345000 ns : tx=1, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# TX finished at t=833505000
# t=833505000 ns : tx=1, tx_busy=0, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=885685000 ns : tx=1, tx_busy=0, rx_busy=0, rx_data=00, rx_done=0, rx_error=0
# RX finished at t=885695000, data=a5
# t=885695000 ns : tx=1, tx_busy=0, rx_busy=0, rx_data=a5, rx_done=1, rx_error=0
# t=885705000 ns : tx=1, tx_busy=0, rx_busy=0, rx_data=a5, rx_done=0, rx_error=0
# ** Note: $stop : C:/questasim64_2021.1/examples/Assignments Diploma/Uart_aly/UART_RX_tb.v(85)
   Time: 886695 ns Iteration: 0 Instance: /UART tb
```

## **APB** output



```
# [115000] APB READ @00000000 = 00000001
# [215000] APB READ @000000002 = 00000051
# [1200265000] APB READ @00000003 = 00000051
# [1200315000] APB READ @00000001 = 00000012
```





# 7.0 Conclusion

Successfully implemented UART TX, RX, baud generator, and APB wrapper.

Verified through modular testbenches.

Design can be extended with parity support and FIFO buffers for higher throughput.