

Custom APB UART IP Design

Prepared by

Aly Mohammed Hussein 22p0018

1.0 Introduction

This project focuses on the design of a Universal Asynchronous Receiver/Transmitter (UART) wrapped with an AMBA APB slave interface.

The UART provides reliable serial communication, while the APB wrapper enables memory-mapped register access from a processor in an SoC.

Key objectives:

Implement UART transmitter (TX) and receiver (RX) in Verilog.

Implement a baud rate generator for precise timing.

Implement an APB slave logic that exposes UART control/status/data registers to a system bus.

Verify operation using testbenches for TX, RX, and APB wrapper.

2.0 Design Analysis

UART Transmitter (TX)

```
1  module UART_TX #(
2      parameter CLK_FREQ = 100_000_000,    // 100 MHz
3      parameter BAUD      = 9600,
4      parameter DIV       = CLK_FREQ / BAUD
5  )(
6      input wire      clk,
7      input wire      arst_n,
8      input wire      tx_en,
9      input wire [7:0] tx_data,
10     output reg       tx,
11     output reg       tx_busy,
12     output reg       tx_done
13 );
14
15     // Internal
16     reg [9:0] frame;
17     reg [3:0] bit_cnt;
18     reg [20:0] tick_load;
19     wire      tick_FSM;
20
21
22     baud_counter bc (
23         .clk(clk),
24         .rst(~arst_n),
25         .load_val(tick_load),
26         .tick_FSM(tick_FSM)
27     );
28
```

```
always @(posedge clk or negedge arst_n) begin
    if (!arst_n) begin
        frame    <= 10'b0;
        bit_cnt  <= 0;
        tx       <= 1'b1;
        tx_busy  <= 0;
        tx_done  <= 0;
        tick_load <= 0;
    end else begin
        tx_done <= 0;

        if (tx_en && !tx_busy) begin
            frame    <= {1'b1, tx_data, 1'b0};
            bit_cnt  <= 0;
            tx_busy  <= 1;
            tick_load <= DIV-1;
        end else if (tx_busy) begin
            if (tick_FSM) begin
                tx    <= frame[bit_cnt];
                bit_cnt <= bit_cnt + 1;

                if (bit_cnt == 9) begin
                    tx_busy  <= 0;
                    tx_done  <= 1;
                    tick_load <= 0;
                end else begin
                    tick_load <= DIV-1; // reload for next bit
                end
            end
        end
    end
end
endmodule
```

The transmitter appends a start bit (0), sends 8 data bits (LSB first), then a stop bit (1).

Data is loaded into a 10-bit shift frame: {stop_bit, tx_data[7:0], start_bit}.

Transmission timing is controlled by the baud_counter.

The tx_busy signal remains high during transmission, and tx_done is asserted when complete.

UART Receiver (RX)

```
1 module UART_RX (  
2     input wire      clk,  
3     input wire      arst_n,  
4     input wire      rx_en,  
5     input wire      rx,  
6     output reg      rx_busy,  
7     output reg      rx_error,  
8     output reg [7:0] rx_data,  
9     output reg      rx_done  
0 );  
1  
2     // FSM states  
3     localparam IDLE = 3'b000,  
4                 START = 3'b001,  
5                 DATA = 3'b010,  
6                 STOP = 3'b011,  
7                 DONE = 3'b100,  
8                 ERR = 3'b101;  
9  
0     reg [2:0] ps, ns;  
1     reg [20:0] tick_load;  
2     wire      tick_FSM;  
3     reg [2:0] bit_counter;  
4     reg [7:0] rx_shift_reg;  
5     reg      rx_d1;  
6  
7     // UART baud counter  
8     baud_counter bc (  
9         .clk(clk),  
0         .rst(~arst_n),  
1         .load_val(tick_load),  
2         .tick_FSM(tick_FSM)  
3     );  
4
```

```
35     // Edge detection for start bit (falling edge)  
36     always @(posedge clk or negedge arst_n) begin  
37         if (!arst_n)  
38             rx_d1 <= 1'b1; // idle high  
39         else  
40             rx_d1 <= rx;  
41     end  
42     wire start_edge = (~rx & rx_d1);  
43  
44     // Sequential logic  
45     always @(posedge clk or negedge arst_n) begin  
46         if (!arst_n) begin  
47             ps <= IDLE;  
48             rx_busy <= 0;  
49             rx_error <= 0;  
50             rx_done <= 0;  
51             rx_data <= 0;  
52             rx_shift_reg <= 0;  
53             bit_counter <= 0;  
54             tick_load <= 0;  
55         end else begin  
56             ps <= ns;  
57
```

```

57
58     case (ps)
59         IDLE: begin
60             rx_done <= 0;
61             rx_error <= 0;
62             if (rx_en && start_edge) begin
63                 rx_busy <= 1;
64                 tick_load <= 10416 + (10416/2); // 1.5 bit delay
65                 bit_counter <= 0;
66             end else begin
67                 rx_busy <= 0;
68             end
69         end
70
71         START: begin
72             if (tick_FSM) begin
73                 tick_load <= 10416; // 1 bit period
74                 bit_counter <= 0;
75             end
76         end

```

```

78         DATA: begin
79             if (tick_FSM) begin
80                 rx_shift_reg[bit_counter] <= rx;
81                 if (bit_counter == 3'd7) begin
82                     tick_load <= 10416; // prepare for stop bit
83                 end else begin
84                     bit_counter <= bit_counter + 1;
85                 end
86             end
87         end
88
89         STOP: begin
90             if (tick_FSM) begin
91                 if (rx) begin
92                     rx_busy <= 0;
93                 end else begin
94                     rx_error <= 1; // framing error
95                     rx_busy <= 0;
96                 end
97             end
98         end
99
100         DONE: begin
101             rx_done <= 1;
102             rx_data <= rx_shift_reg;
103             rx_busy <= 0;
104         end
105
106         ERR: begin
107             rx_error <= 1;
108             rx_busy <= 0;
109         end
110     endcase
111 end
112 end
113

```

```

114 // Next-state logic
115 always @(*) begin
116     ns = ps;
117     case (ps)
118         IDLE: ns = (rx_en && start_edge) ? START : IDLE;
119         START: ns = (tick_FSM) ? DATA : START;
120         DATA: ns = (tick_FSM && bit_counter == 3'd7) ? STOP : DATA;
121         STOP: ns = (tick_FSM) ? (rx ? DONE : ERR) : STOP;
122         DONE: ns = IDLE;
123         ERR: ns = IDLE;
124     endcase
125 end
126
127 endmodule

```

The receiver samples the line at 1.5 bit-time after the falling edge of the start bit.

FSM states: IDLE → START → DATA → STOP → DONE/ERR.

Bits are shifted into rx_shift_reg and latched into rx_data once reception is complete.

If stop bit = 0, a framing error is flagged via rx_error.

Baud Generator

```
1  module baud_counter #(
2      parameter CLK_FREQ = 100_000_000,
3      parameter BAUD      = 9600,
4      parameter DIV       = CLK_FREQ / BAUD
5  )(
6      input wire      clk,
7      input wire      rst,
8      input wire [20:0] load_val,
9      output reg       tick_FSM
10 );
11
12     reg [20:0] count;
13
14     always @(posedge clk or posedge rst) begin
15         if (rst) begin
16             count    <= 0;
17             tick_FSM <= 0;
18         end else begin
19             if (count == 0) begin
20                 count    <= load_val;
21                 tick_FSM <= 1;
22             end else begin
23                 count    <= count - 1;
24                 tick_FSM <= 0;
25             end
26         end
27     end
28
29 endmodule
30
```

Generates tick pulses at baud intervals:

Parameterized with CLK_FREQ = 100 MHz and BAUD = 9600.

Produces a tick_FSM pulse when the down-counter reaches zero.

Reloads with $DIV = CLK_FREQ / BAUD$.

This ensures both TX and RX operate with precise bit-timing.

APB Slave Logic

```

module APB (
    input wire PCLK,
    input wire PSETN,
    input wire PSEL,
    input wire PENABLE,
    input wire PWRITE,
    input wire [31:0] PADDR,
    input wire [31:0] PWDATA,
    output reg [31:0] PRDATA,
    output reg PREADY,

    output reg [3:0] ctrl_reg,
    input wire rx_done,
    input wire tx_done,
    input wire tx_busy,
    input wire rx_error,
    input wire rx_busy,
    input wire [7:0] rx_data,
    output reg [7:0] tx_data
);

// Register definitions
localparam CTRL_REG_ADDR = 32'h0000;
localparam STAT_REG_ADDR = 32'h0001;
localparam TX_DATA_ADDR = 32'h0002;
localparam RX_DATA_ADDR = 32'h0003;

// Registers to hold internal state
reg [4:0] stat_reg;
reg [7:0] rx_data_reg;

// --- State Machine for APB Transfer Logic ---
localparam STATE_IDLE = 2'b00;
localparam STATE_SETUP = 2'b01;
localparam STATE_ACCESS = 2'b10;

reg [1:0] apb_fsm_state;

always @(posedge PCLK or negedge PSETN) begin
    if (!PSETN) begin
        apb_fsm_state <= STATE_IDLE;
        PREADY <= 1'b0;
    end else begin
        case (apb_fsm_state)
            STATE_IDLE: begin
                PREADY <= 1'b0;
                if (PSEL) begin
                    apb_fsm_state <= STATE_SETUP;
                end
            end

            STATE_SETUP: begin
                PREADY <= 1'b0;
                if (PSEL && !PENABLE) begin
                    apb_fsm_state <= STATE_ACCESS; // move to ACCESS next cycle
                end else if (!PSEL) begin
                    apb_fsm_state <= STATE_IDLE;
                end
            end

            STATE_ACCESS: begin
                if (PSEL && PENABLE) begin
                    PREADY <= 1'b1; // VALID transfer
                    apb_fsm_state <= STATE_IDLE; // back to IDLE after transfer
                end else begin
                    PREADY <= 1'b0;
                    apb_fsm_state <= STATE_IDLE;
                end
            end

            default: begin
                apb_fsm_state <= STATE_IDLE;
                PREADY <= 1'b0;
            end
        endcase
    end
end

// --- Register Updates (done only in ACCESS phase when PREADY=1) ---
always @(posedge PCLK or negedge PSETN) begin
    if (!PSETN) begin
        ctrl_reg <= 0;
        tx_data <= 0;
        rx_data_reg <= 0;
        stat_reg <= 0;
    end else if (apb_fsm_state == STATE_ACCESS && PSEL && PENABLE && PREADY) begin
        // APB Write
        if (PWRITE) begin
            case (PADDR)
                CTRL_REG_ADDR: ctrl_reg <= PWDATA[3:0];
                TX_DATA_ADDR: tx_data <= PWDATA[7:0];
            endcase
        end

        // Latch UART Rx Data
        if (rx_done) begin
            rx_data_reg <= rx_data;
        end

        // Latch UART Status
        stat_reg <= {rx_busy, rx_done, rx_error, tx_busy, tx_done};
    end else begin
        if (rx_done) begin
            rx_data_reg <= rx_data;
        end
        stat_reg <= {rx_busy, rx_done, rx_error, tx_busy, tx_done};
    end
end

// --- Read Data Logic (Combinational) ---
always @(*) begin
    case (PADDR)
        CTRL_REG_ADDR: PRDATA = {28'h0, ctrl_reg};
        STAT_REG_ADDR: PRDATA = {27'h0, stat_reg};
        TX_DATA_ADDR: PRDATA = {24'h0, tx_data};
        RX_DATA_ADDR: PRDATA = {24'h0, rx_data_reg};
        default: PRDATA = 32'h0;
    endcase
end
endmodule

```

```

63     always @(posedge PCLK or negedge PRESETn) begin
64         if (!PRESETn) begin
65             ctrl_reg    <= 0;
66             tx_data     <= 0;
67             rx_data_reg <= 0;
68             stat_reg    <= 0;
69         end else if (PSEL && PENABLE && PREADY) begin
70             // APB Write
71             if (PWRITE) begin
72                 case (PADDR)
73                     CTRL_REG_ADDR: ctrl_reg <= PWDATA[3:0];
74                     TX_DATA_ADDR:  tx_data <= PWDATA[7:0];
75                 endcase
76             end
77             // Latch UART Rx Data
78             if (rx_done) begin
79                 rx_data_reg <= rx_data;
80             end
81             // Latch UART Status
82             stat_reg <= {rx_busy, rx_done, rx_error, tx_busy, tx_done};
83         end else begin
84             if (rx_done) begin
85                 rx_data_reg <= rx_data;
86             end
87             stat_reg <= {rx_busy, rx_done, rx_error, tx_busy, tx_done};
88         end
89     end
90
91     // --- Read Data Logic (Combinational) ---
92     always @(*) begin
93         case (PADDR)
94             CTRL_REG_ADDR: PRDATA = {28'h0, ctrl_reg};
95             STAT_REG_ADDR: PRDATA = {27'h0, stat_reg};
96             TX_DATA_ADDR:  PRDATA = {24'h0, tx_data};
97             RX_DATA_ADDR:  PRDATA = {24'h0, rx_data_reg};
98             default: PRDATA = 32'h0;
99         endcase
100     end
101 endmodule

```

Implements an AMBA APB slave interface to expose UART registers:

CTRL_REG (0x0000) → control bits (tx_en, rx_en, tx_rst, rx_rst).

STAT_REG (0x0001) → status (rx_busy, rx_done, rx_error, tx_busy, tx_done).

TX_DATA (0x0002) → data to transmit.

RX_DATA (0x0003) → received data.


FSM for APB handshake:

IDLE: Wait for PSEL.



SETUP: Assert PREADY for 1 cycle when PENABLE is high.

3.0 State Diagrams

UART Transmitter FSM



UART Receiver FSM



4.0 Design Decisions

8-N-1 format chosen (common and simple).

APB protocol used instead of AXI (simpler for register-mapped peripherals).

Synchronous logic with async reset for clean reset.

Status and data registers latched to avoid glitches on reads.

5.0 Verification Strategy

Test Environment: Custom APB testbench (APB_tb) simulates master transactions.

Loopback test: TX output connected to RX input (tx_serial → rx).

APB tasks:

apb_write(addr, data) – write to APB register.

apb_read(addr) – read from APB register, display result.

Test Sequence:

Reset system.

Enable UART by writing to CTRL_REG.

Send data byte (0x51) by writing to TX_DATA.

Wait for TX to complete.

Read RX_DATA → should return 0x51.

Read STAT_REG → should confirm tx_done=1, rx_done=1,
rx_error=0.

The testbench provides self-checking capability via \$display messages.

UART RX Testbench

```
1  `timescale 1ns/1ps
2  module UART_RX_tb;
3
4      // Parameters
5      parameter CLK_FREQ   = 100_000_000;    // 100 MHz
6      parameter BAUD        = 9600;
7      parameter DIV         = CLK_FREQ / BAUD;
8      parameter BIT_PERIOD = 1_000_000_000 / BAUD; // ns per bit
9
10     // DUT signals
11     reg clk;
12     reg arst_n;
13     reg rx_en;
14     reg rx;
15     wire rx_busy;
16     wire rx_error;
17     wire [7:0] rx_data;
18     wire rx_done;
19
20     // Instantiate DUT
21     UART_RX DUT (
22         .clk(clk),
23         .arst_n(arst_n),
24         .rx_en(rx_en),
25         .rx(rx),
26         .rx_busy(rx_busy),
27         .rx_error(rx_error),
28         .rx_data(rx_data),
29         .rx_done(rx_done)
30     );
31
32     // Generate 100 MHz clock
33     initial begin
34         clk = 0;
35         forever #5 clk = ~clk; // 10 ns period
36     end
37
38     // UART byte sender (8N1)
39     task send_byte;
40         input [7:0] data;
41         integer i;
42         begin
43             // Start bit
44             rx = 0;
45             #(BIT_PERIOD);
46         end
47     endtask
```

```

48         for (i = 0; i < 8; i = i+1) begin
49             rx = data[i];
50             #(BIT_PERIOD);
51         end
52
53         // Stop bit
54         rx = 1;
55         #(BIT_PERIOD);
56     end
57 endtask
58
59 // Stimulus
60 initial begin
61     // Init
62     arst_n = 0;
63     rx_en = 0;
64     rx = 1;
65     □#100;
66
67     // Release reset
68     arst_n = 1;
69     □#100;
70
71     // Enable RX
72     rx_en = 1;
73
74     // Send character 'A' (0x41 = 0100_0001)
75     $display("Sending byte 0x41 = 'A' ...");
76     send_byte(8'h41);
77
78
79     wait(rx_done);
80     $display("Received: %h", rx_data);
81
82     if (rx_data == 8'h41 && !rx_error)
83         $display("TEST PASSED");
84     else
85         $display("TEST FAILED");
86
87     □#1000 $stop;
88 end
89
90 endmodule

```

UART TX Testbench

```
1  `timescale 1ns/1ps
2  module UART_tb;
3
4      // Parameters
5      parameter CLK_FREQ    = 100_000_000;    // 100 MHz
6      parameter BAUD        = 9600;
7      parameter DIV         = CLK_FREQ / BAUD;
8
9      // DUT signals
10     reg clk;
11     reg arst_n;
12
13     // TX
14     reg      tx_en;
15     reg [7:0] tx_data;
16     wire     tx;
17     wire     tx_busy, tx_done;
18
19     // RX
20     reg      rx_en;
21     wire [7:0] rx_data;
22     wire     rx_busy, rx_error, rx_done;
23
24
25     UART_TX #(
26         .CLK_FREQ(CLK_FREQ),
27         .BAUD(BAUD)
28     ) dut_tx (
29         .clk(clk),
30         .arst_n(arst_n),
31         .tx_en(tx_en),
32         .tx_data(tx_data),
33         .tx(tx),
34         .tx_busy(tx_busy),
35         .tx_done(tx_done)
36     );
37
38     UART_RX dut_rx (
39         .clk(clk),
40         .arst_n(arst_n),
41         .rx_en(rx_en),
42         .rx(tx),           // loopback TX -> RX
43         .rx_busy(rx_busy),
44         .rx_error(rx_error),
45         .rx_data(rx_data),
46         .rx_done(rx_done)
```

```

50     initial begin
51         clk = 0;
52         forever #5 clk = ~clk; // 10 ns period
53     end
54
55
56     initial begin
57
58         arst_n = 0;
59         tx_en = 0;
60         tx_data = 0;
61         rx_en = 0;
62         □#100;
63
64
65         arst_n = 1;
66         rx_en = 1;
67         □#100;
68
69         // Send byte 0xA5 = 10100101
70         $display("Sending 0xA5...");
71         tx_data = 8'hA5;
72         tx_en = 1;
73         #10 tx_en = 0;
74
75         // Wait for TX done
76         wait(tx_done);
77         $display("TX finished at t=%0t", $time);
78
79         // Wait for RX done
80         wait(rx_done);
81         $display("RX finished at t=%0t, data=%h", $time, rx_data);
82
83
84         □#1000 $stop;
85     end
86
87
88     initial begin
89         $monitor("t=%0t ns : tx=%b, tx_busy=%b, rx_busy=%b, rx_data=%h, rx_done=%b, rx_error=%b",
90             $time, tx, tx_busy, rx_busy, rx_data, rx_done, rx_error);
91     end
92
93 endmodule

```


APB Testbench

```
1  `timescale 1ns/1ps
2
3  module APB_tb;
4
5      // Clock & reset
6      reg PCLK;
7      reg PRESETn;
8
9      // APB interface
10     reg      PSEL;
11     reg      PENABLE;
12     reg      PWRITE;
13     reg [31:0] PADDR;
14     reg [31:0] PWDATA;
15     wire [31:0] PRDATA;
16     wire      PREADY;
17
18     // UART control/status/data wires
19     wire [3:0] ctrl_reg;
20     wire      rx_done;
21     wire      tx_done;
22     wire      tx_busy;
23     wire      rx_error;
24     wire      rx_busy;
25     wire [7:0] rx_data;
26     wire [7:0] tx_data;
27
28     wire      tx_serial;
29
```

```
31     APB dut (
32         .PCLK(PCLK),
33         .PRESETn(PRESETn),
34         .PSEL(PSEL),
35         .PENABLE(PENABLE),
36         .PWRITE(PWRITE),
37         .PADDR(PADDR),
38         .PWDATA(PWDATA),
39         .PRDATA(PRDATA),
40         .PREADY(PREADY),
41
42         .ctrl_reg(ctrl_reg),
43         .rx_done(rx_done),
44         .tx_done(tx_done),
45         .tx_busy(tx_busy),
46         .rx_error(rx_error),
47         .rx_busy(rx_busy),
48         .rx_data(rx_data),
49         .tx_data(tx_data)
50     );
51
52
53     UART_TX #(
54         .CLK_FREQ(100_000_000),
55         .BAUD(9600)
56     ) u_tx (
57         .clk(PCLK),
58         .arst_n(PRESETn),
59         .tx_en(|tx_data),
60         .tx_data(tx_data),
61         .tx(tx_serial),
62         .tx_busy(tx_busy),
63         .tx_done(tx_done)
64     );
65
```

```

67     UART_RX u_rx (
68         .clk(PCLK),
69         .arst_n(PRESETn),
70         .rx_en(1'b1),
71         .rx(tx_serial),    // Loopback connection
72         .rx_busy(rx_busy),
73         .rx_error(rx_error),
74         .rx_data(rx_data),
75         .rx_done(rx_done)
76     );
77
78     // Clock generation
79     initial PCLK = 0;
80     always #5 PCLK = ~PCLK;
81
82
83     task apb_write(input [31:0] addr, input [31:0] data);
84     begin
85         @(posedge PCLK);
86         PSEL    <= 1;
87         PWRITE   <= 1;
88         PADDR    <= addr;
89         PWDATA   <= data;
90         PENABLE  <= 0;
91
92         @(posedge PCLK);
93         PENABLE  <= 1;
94
95         @(posedge PCLK);
96         while (!PREADY) @(posedge PCLK);
97
98         @(posedge PCLK);
99         PSEL    <= 0;
100        PENABLE  <= 0;
101        PWRITE   <= 0;
102    end
103    endtask
104

```

```

106     task apb_read(input [31:0] addr);
107     begin
108         @(posedge PCLK);
109         PSEL    <= 1;
110         PWRITE   <= 0;
111         PADDR    <= addr;
112         PENABLE  <= 0;
113
114         @(posedge PCLK);
115         PENABLE  <= 1;
116
117         @(posedge PCLK);
118         while (!PREADY) @(posedge PCLK);
119
120         $display("[%0t] APB READ @%h = %h", $time, addr, PRDATA);
121         @(posedge PCLK);
122         PSEL    <= 0;
123         PENABLE  <= 0;
124     end
125     endtask
126
127
128     initial begin
129         // Init
130         PSEL    = 0;
131         PENABLE  = 0;
132         PWRITE   = 0;
133         PADDR    = 0;
134         PWDATA   = 0;
135
136         PRESETn  = 0;
137         repeat(3) @(posedge PCLK);
138         PRESETn  = 1;
139     end

```

```

142         // Write to CTRL register
143         apb_write(32'h0000, 32'h1);
144         apb_read(32'h0000);
145
146         //tx=51
147         apb_write(32'h0002, 32'h51);
148         apb_read(32'h0002);
149
150         // Wait for TX-RX transfer
151         repeat(90000) @(posedge PCLK);
152
153         // equal 0x51 rx_data
154         apb_read(32'h0003);
155
156         // Read STATUS
157         wait(PREADY);
158         apb_read(32'h0001);
159
160
161         $stop;
162     end
163
164 endmodule


```

DO file

```
2    vdel -all -lib work
3    vlib work
4    # Compile all source files
5    vlog baud.v
6    vlog UART_RX.v
7    vlog UART_TX.v
8    vlog APB.v
9    vlog APB_tb.v
10   vsim -gui work.APB_tb
11   add wave -r *
12   run -all
```


6.0 Simulation Results

TX & RX




```
VSIM 3> run -all
# t=0 ns : tx=1, tx_busy=0, rx_busy=0, rx_data=00, rx_done=0, rx_error=0
# Sending 0xA5...
# t=205000 ns : tx=1, tx_busy=1, rx_busy=0, rx_data=00, rx_done=0, rx_error=0
# t=215000 ns : tx=0, tx_busy=1, rx_busy=0, rx_data=00, rx_done=0, rx_error=0
# t=225000 ns : tx=1, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=104385000 ns : tx=0, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=208545000 ns : tx=1, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=312705000 ns : tx=0, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=521025000 ns : tx=1, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=625185000 ns : tx=0, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=729345000 ns : tx=1, tx_busy=1, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# TX finished at t=833505000
# t=833505000 ns : tx=1, tx_busy=0, rx_busy=1, rx_data=00, rx_done=0, rx_error=0
# t=885685000 ns : tx=1, tx_busy=0, rx_busy=0, rx_data=00, rx_done=0, rx_error=0
# RX finished at t=885695000, data=a5
# t=885695000 ns : tx=1, tx_busy=0, rx_busy=0, rx_data=a5, rx_done=1, rx_error=0
# t=885705000 ns : tx=1, tx_busy=0, rx_busy=0, rx_data=a5, rx_done=0, rx_error=0
# ** Note: $stop : C:/questasim64_2021.1/examples/Assignments Diploma/Uart_aly/UART_RX_tb.v(85)
# Time: 886695 ns Iteration: 0 Instance: /UART tb
```

APB output



```
# [115000] APB READ @00000000 = 00000001
# [215000] APB READ @00000002 = 00000051
# [1200265000] APB READ @00000003 = 00000051
# [1200315000] APB READ @00000001 = 00000012
```

7.0 Conclusion

Successfully implemented UART TX, RX, baud generator, and APB wrapper.

Verified through modular testbenches.

Design can be extended with parity support and FIFO buffers for higher throughput.