

CSEN402: Computer Organization

Project milestone 2

Team 42

- 52-3899 Karim Mohamed Gamaleldin Yehia Gamaleldin T-07
 - 52-1008 Aly Raafat AbdelFattah T-06
 - 52-2292 Marwan Amgad Mohamed T-09
 - 52-3434 Ahmed Labib T-21
 - 52-1805 Bassel Farouk T-21

note: every signal is shifted by one as we assumed it is possible to have indirect addressing every T4 will be decremented to T3 , T5 to T4 , etc.

Register Transfer Language:

- ❖ T0 : $AR \leftarrow PC$
- ❖ T1 : $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$
- ❖ T2 : $D0, \dots, D7 \leftarrow \text{Decode } IR(12-14)$, $AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$
- for AND:
 - ❖ D0T4 : $DR \leftarrow M[AR]$
 - ❖ D0T5 : $AC \leftarrow AC \wedge DR$, $SC \leftarrow 0$
- for ADD:
 - ❖ D1T4 : $DR \leftarrow M[AR]$
 - ❖ D1T5 : $AC \leftarrow AC + DR$, $SC \leftarrow 0$
- for LDA:
 - ❖ D2T4 : $DR \leftarrow M[AR]$
 - ❖ D2T5 : $AC \leftarrow DR$, $SC \leftarrow 0$
- for STA:
 - ❖ D3T4 : $M[AR] \leftarrow AC$, $SC \leftarrow 0$
- for SUB:
 - ❖ D5T4 : $DR \leftarrow M[AR]$
 - ❖ D5T5 : $AC \leftarrow DR$, $DR \leftarrow AC$
 - ❖ D5T6 : $AC \leftarrow DR - AC$, $SC \leftarrow 0$
- for INC:
 - ❖ D7I'T3B5 : $AC \leftarrow DR$, $DR \leftarrow AC$
 - ❖ D7I'T4B5 : $AC \leftarrow DR + 1$, $DR \leftarrow AC$, $SC \leftarrow 0$
- for BUN:
 - ❖ D4T4 : $PC \leftarrow AR$, $SC \leftarrow 0$
- for SZA:
 - ❖ B2D7I'T3 : If $(AC = 0)$ then $(PC \leftarrow PC + 1$, $SC \leftarrow 0)$

Bus Selection Lines:

Priority encoder has been used to generate the selection line inputs of the multiplexer for the bus by taking the input lines from x0 to x7 and generating the output accordingly.

- ❖ x0(Memory) : $T1 + D0T4 + D1T4 + D2T4 + D5T4$
- ❖ x1(AR) : $D4T4$
- ❖ x2(TR) : X
- ❖ x3(DR) : X
- ❖ x4(AC) : $D3T4 + D5T5 + D7I'T3B5 + D7I'T4B5$
- ❖ x5(PC) : T0
- ❖ x6(IR) : T2
- ❖ x7(nothing) : X

Register Loads:

- ❖ AR: $T0 + T2$
- ❖ TR: X
- ❖ DR: $D0T4 + D1T4 + D2T4 + D5T4 + D5T5 + D7I'T3B5 + D7I'T4B5$
- ❖ AC: $D0T5 + D1T5 + D2T5 + D5T5 + D5T6 + D7I'T3B5 + D7I'T4B5$
- ❖ PC: $D4T4$
- ❖ IR: $T1$
- ❖ I : $T2$

Increment PC : $T1 + (AC == 0) \wedge B2T3D7I'$

Memory Read : $T1 + D0T4 + D1T4 + D2T4 + D5T4$

Memory Write : $D3T4$

ALU Control:

Priority encoder has been used to generate the selection line inputs of the multiplexer for the ALU by taking the input lines from x0 to x7 and generating the output accordingly.

- ❖ x0(nothing) : X
- ❖ x1 (DR + AC) : $D1T5$
- ❖ x2 (DR - AC) : $D5T6$
- ❖ x3(Transfer DR) : $D5T5 + D2T5 + D7I'T3B5$
- ❖ x4($DR \wedge AC$) : $D0T5$
- ❖ x5($DR \vee AC$) : X
- ❖ x6($DR \text{ XOR } AC$) : X
- ❖ x7($DR + 1$) : $D7I'T4B5$

SC Clear:

- ❖ $D7I'T3B2 + D1T5 + D2T5 + D5T6 + D0T5 + B5T4D7I' + D3T4 + D4T4$.