DWRITTEN HOMEWORK#5

Given Fully Associative cache of size 20 bytes. Line size of 16 bytes, show address of 21 bits is partitioned.

· cache size = 2'0 - 1024 bytes

· Line size = 24 = 16 bytes

offset size = 109216 = 4 bits

· Tag = 29 - 109216 = 25 bits

partition->

TAG	offset
28-4	3-0

a) Given Direct Mapped cache of size 2¹² bytes. Line size of 32 bytes, show Address of 50 bits is partitioned.

· cache size = 212 = 4096 bytes

Line size = $a^5 = 3a$ bytes

· Set sizc = 10924096 = 12 bits

L) offset = 109232 = 5 bits

· Tag = 50 - 12 - 5 = 33 bits remaining

partition -> TAG SET OFFSET

Bits

49-12

11-5

4-0

3.) Given 5-way set Associative cache of size 5242'880 bytes with line size of 64 bytes show how an Address of 64 bits would be partitioned

cache size = 5242880 bytes

· line size = 26 = 64 bytes

· # of sets = 5 -> so 4-0 bits

· Set size = 5242880/5; = 1,048,576

4 1,048,576 = 220 -> 120 bits

offset = 26 = 64 bytes 6 bits