

WRITTEN HOMEWORK #2

1) Given only an 8-1 multiplexer & constants 0 and 1 implement circuit that behaves like $m_2 + m_5 + m_6 + m_7$.


3 input variables x_2, x_1, x_0 .

	x_2	x_1	x_0	Y
0	0	0	0	0
1	0	0	1	0
→ 2	0	1	0	1
3	0	1	1	0
4	1	0	0	0
→ 5	1	0	1	1
→ 6	1	1	0	1
→ 7	1	1	1	1

$$m_2 + m_5 + m_6 + m_7 =$$

$$(\bar{x}_2 \bar{x}_1 \bar{x}_0) + (x_2 \bar{x}_1 x_0) +$$

$$(x_2 x_1 \bar{x}_0) + (x_2 x_1 x_0)$$




2) Given only a 3-8 one hot decoder & OR gate, implement circuit that behaves like $m_0 + m_2 + m_6$. Use x_2, x_1, x_0 .

	x_2	x_1	x_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
→ 0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
→ 2	0	1	0	0	0	0	0	0	1	0	0
3	0	1	1	0	0	0	0	1	0	0	0
4	1	0	0	0	0	0	1	0	0	0	0
5	1	0	1	0	0	1	0	0	0	0	0
→ 6	1	1	0	0	1	0	0	0	0	0	0
7	1	1	1	1	0	0	0	0	0	0	0



$$m_0 + m_2 + m_6 =$$

$$(\bar{x}_2 \bar{x}_1 \bar{x}_0) + (\bar{x}_2 x_1 \bar{x}_0) +$$

$$(x_2 x_1 \bar{x}_0)$$



3) Use only 2-1 multiplexers to create 8-1 multiplexer.



4.) What are the propagation delays at ea. marked point?

NOT	1s
OR	5s
XOR	3s
NAND	2s

@ Point 1 = 1 ns

@ Point 6 = 5 ns

@ Point 2 = 1ns

© Point 7 = 4ns


② Point 3 = 1ns

@ Point 8 = 9ns

@ Point 4 = 0ns

@ Point $q = 11 \text{ ns}$

② Point 5 = O_{NS}



5.) Given that ea. XOR gate has delay of A_{ns} , ea. AND has delay of B_{ns} , ea. OR gate has delay of C_{ns} , what is propagation delay of worst case path in an N bit ripple carry adder?

XOR	Ans
AND	B _{ns}
OR	C _{ns}

1-bit full adder =

$$t_{pd} = A_{ns...} \text{ XOR } + B_{ns...} \text{ AND } + C_{ns...} \text{ OR}$$

* this is worst case path through a Full adder using ripple carry which goes through 3 gates to output.

* Since an N -bit ripple carry adder is made up of (N) full adders, the worst case path propagation delay is : $N(t_{pd})$

$$\begin{aligned} \text{tpd} &= N (A_{ns} \dots \text{XOR} + B_{ns} \dots \text{AND} + C_{ns} \dots \text{OR}) \\ &= N \cdot (A_{ns} + B_{ns} + C_{ns}) \end{aligned}$$