


6.)



Delays:

- | | | |
|-----------|------------|-----------------|
| AND - 5ns | NOT - 2ns | DFF - 4ns |
| OR - 3ns | XNOR - 6ns | Setup DFF = 3ns |

max clock frequency:

$$f_{max} = \frac{1}{\text{propagation delay}} = \frac{1}{16ns}$$

$f_{max} = \frac{1}{28ns} \text{ or } 0.0357 \text{ Hz}$
 35.7 MHz

worst case path:
 $\max(15, 16, 16)$

max = 16 ns

max = 28 ns

out
 $\frac{16ns}{\text{before DFF}}$
to output = 16ns

path = $t_d \text{ NOT} + t_d \text{ AND} + t_d \text{ OR} + t_d \text{ OR} + t_d \text{ Setup} + t_d \text{ DFF}$
 $+ t_d \text{ XNOR} + t_d \text{ XNOR} =$
 $2 + 5 + 3 + 3 + 3 + 4 + 6 + 6$