

## Solution Practice Set 2

$$1. \quad t_p = \max \{t_{p_i}\} + d$$

$$= 90 + 10$$

$$= 100 \text{ ns.}$$

$$a. \quad (K+n-1) \cdot t_p$$

$$= (4+1000-1) \cdot 100$$

$$= 100300 \text{ ns.}$$

$$b. \quad n \cdot t_n$$

$$= 1000 \cdot (60+50+90+80)$$

$$= 1000 \cdot 280$$

$$= 280000 \text{ ns.}$$

c. Throughput for pipelined execution

= no. of instructions executed per unit time

$$= 1000 / 100300 \text{ task/ns.}$$

$$= 0.01 \text{ task/ns.}$$

$$2. \quad t_p = \max(150, 120, 160, 140) + 5$$

$$= 165 \text{ ns.}$$

$$n = 1000 \quad K = 4 \quad \therefore \text{total time} = (1000+4-1) \cdot 165$$

$$= 1003 \cdot 165$$

$$= 165495 \text{ ns}$$

$$= 165.5 \text{ } \mu\text{s}$$

$$3. \quad \text{for four stage } t_{p_4} = \max(800, 500, 400, 300) + \text{delay}$$

$$= 800 + 0 = 800 \text{ picoseconds}$$

So execution time for 1 instruction = 1 clock cycle = 800 pico sec

$$\text{for two stage } t_{p_2} = \max(600, 350) + \text{delay}$$

$$= 600 + 0 = 600 \text{ picoseconds}$$

Execution time for 1 instruction = 600 picoseconds

throughput for 4 stage = 1 instruction / 800 ns.

" " 2 stage = 1 instruction / 600 ns.

So increase  $\frac{1}{600} - \frac{1}{800}$

So % of increase with respect to the previous one

$$\begin{aligned} & \left( \frac{\frac{1}{600} - \frac{1}{800}}{\frac{1}{800}} \right) \times 100 \% \\ &= \left( \frac{200}{600 \times 800} \times 800 \right) \times 100 \% \\ &= 33.33 \% \end{aligned}$$

4. cycle time in Designing D1 =  $\max(3, 2, 4, 2, 3) + \text{delay}$   
 $= 4 + 0 = 4 \text{ ns.}$

Execution time for 100 instructions in Design D1 -

$$\begin{aligned} &= (K+n-1) \cdot 4 \\ &= (5+100-1) \cdot 4 \\ &= 416 \text{ ns.} \end{aligned}$$

Execution time for 100 instructions in Design D2

$$\begin{aligned} &= (K+n-1) \cdot 2 \\ &= ~~202 \text{ ns}~~ \\ &= (8+100-1) \cdot 2 \\ &= 214 \text{ ns.} \end{aligned} \quad \left[ \begin{array}{l} \text{cycle time} \\ = 2 + 0 \rightarrow \text{delay} \\ = 2 \text{ ns.} \end{array} \right]$$

So time saved =  $(416 - 214) = 202 \text{ ns.}$

5. P1  $\rightarrow$  cycle time =  $\max(1, 2, 2, 1) + \text{delay} = 2 \text{ ns}$   
clock freq. =  $\frac{1}{2} = 0.5 \text{ GHz.}$

P2  $\rightarrow$  clock freq. =  $1 / \max(1, 1.5, 1.5, 1.5) = \frac{1}{1.5} = 0.67 \text{ GHz}$

P3  $\rightarrow$  " =  $1 / \max(0.5, 1, 1, 0.6, 1) = \frac{1}{1} = 1 \text{ GHz}$

P4  $\rightarrow$  " =  $1 / \max(0.5, 0.5, 1, 1, 1.1) = \frac{1}{1.1} = 0.91 \text{ GHz.}$

so P3 has highest clock freq.