- Program-controlled semiconductor device (IC) which fetches (from memory), decodes and executes instructions.
- It is used as CPU (Central Processing Unit) in computers.

#### **First Generation**

Between 1971 - 1973

PMOS technology, non compatible with TTL (Transistor–transistor logic)

4 bit processors  $\Rightarrow$  16 pins

Due to limitations of pins, signals are multiplexed

#### **Second Generation**

During 1973

NMOS technology  $\Rightarrow$  Faster speed, Higher density, Compatible with TTL

8 bit processors  $\Rightarrow$  40 pins

Ability to address large memory spaces and I/O ports

Greater number of levels of subroutine nesting

Better interrupt handling capabilities

**Intel 8085** (8 bit processor)

#### **Third Generation**

During 1978

HMOS technology ⇒ Faster speed, Higher packing density
16 bit processors ⇒ 40/ 48/ 64 pins

Easier to program

Dynamically relatable programs

Processor has multiply/ divide arithmetic hardware

More powerful interrupt handling capabilities

Flexible I/O port addressing

Intel 8086 (16 bit processor)

#### **Fourth Generation**

During 1980s
Low power version of HMOS technology (HCMOS)
32 bit processors
Physical memory space 2<sup>24</sup> bytes = 16 MB
Virtual memory space 2<sup>40</sup> bytes = 1 TB
Floating point hardware
Supports increased number of addressing modes
Intel 80386

#### Fifth Generation Pentium

PMOS : Positive Metal Oxide Semiconductor
uses positive channel (+) metal-oxide-semiconductor field effect transistors
(MOSFETs) to implement logic gates and other digital circuits.


NMOS: Negative Metal Oxide Semiconductor uses negative channel (-) metal-oxide-semiconductor field effect transistors (MOSFETs) to implement logic gates and other digital circuits.

HMOS: High Metal Oxide Semiconductor
A chip with a high density of NMOS transistors

CMOS : Complementary Metal Oxide Semiconductor
It is a technology used to produce integrated circuits.

HCMOS: High Density Complementary Metal Oxide Semiconductor


# **Functional blocks of Microprocessor**



- First 16- bit processor released by INTEL in the year 1978
- Originally HMOS, now manufactured using HMOS III technique
- Approximately 29,000 transistors, 40 pin DIP (Dual In Line Package), 5V supply
- Does not have internal clock; external asymmetric clock source with 33% duty cycle
- 20-bit address to access memory  $\Rightarrow$  can address up to  $2^{20} = 1$  megabytes of memory space.
- Addressable memory space is organized in to two banks of 512 kb each; Even (or lower) bank and Odd (or higher) bank. Address line  $A_0$  is used to select even bank and control signal  $\overline{BHE}$  is used to access odd bank
- Uses a separate 16 bit address for I/O mapped devices  $\Rightarrow$  can generate  $2^{16} = 64$  k addresses.
- Operates in two modes: minimum mode and maximum mode, decided by the signal at MN and  $\overline{\text{MX}}$  pins.

Pins and signals

# Pins and Signals



### **Common signals**

## AD<sub>0</sub>-AD<sub>15</sub> (Bidirectional)

#### Address/Data bus

Low order address bus; these are multiplexed with data.


When AD lines are used to transmit memory address the symbol A is used instead of AD, for example  $A_0$ - $A_{15}$ .

When data are transmitted over AD lines the symbol D is used in place of AD, for example  $D_0$ - $D_7$ ,  $D_8$ - $D_{15}$  or  $D_0$ - $D_{15}$ .

# $A_{16}/S_3$ , $A_{17}/S_4$ , $A_{18}/S_5$ , $A_{19}/S_6$

High order address bus. These are multiplexed with status signals

# Pins and Signals



### **Common signals**

## BHE (Active Low)/S<sub>7</sub> (Output)

#### **Bus High Enable/Status**

It is used to enable data onto the most significant half of data bus,  $D_8$ - $D_{15}$ . 8-bit device connected to upper half of the data bus use BHE (Active Low) signal. It is multiplexed with status signal  $S_7$ .

### MN/ MX

#### **MINIMUM / MAXIMUM**


This pin signal indicates what mode the processor is to operate in.

### RD (Read) (Active Low)

The signal is used for read operation.
It is an output signal.
It is active when low.

### **Common signals**

# Pins and Signals



#### **TEST**

**TEST** input is tested by the 'WAIT' instruction.

8086 will enter a wait state after execution of the WAIT instruction and will resume execution only when the TEST is made low by an active hardware.

This is used to synchronize an external activity to the processor internal operation.

#### **READY**


This is the acknowledgement from the slow device or memory that they have completed the data transfer.

The signal made available by the devices is synchronized by the 8284A clock generator to provide ready input to the 8086.

The signal is active high.

### **Common signals**

# Pins and Signals



## **RESET (Input)**

Causes the processor to immediately terminate its present activity.

The signal must be active HIGH for at least four clock cycles.

#### CLK


The clock input provides the basic timing for processor operation and bus control activity. Its an asymmetric square wave with 33% duty cycle.

### **INTR Interrupt Request**

This is a triggered input. This is sampled during the last clock cycles of each instruction to determine the availability of the request. If any interrupt request is pending, the processor enters the interrupt acknowledge cycle.

This signal is active high and internally synchronized.

# Pins and Signals



# Min/ Max Pins

The 8086 microprocessor can work in two modes of operations: Minimum mode and Maximum mode.

In the <u>minimum mode</u> of operation the microprocessor <u>do not</u> associate with any co-processors and can not be used for multiprocessor systems.


In the <u>maximum mode</u> the 8086 <u>can work</u> in multi-processor or co-processor configuration.

Minimum or maximum mode operations are decided by the pin MN/ MX(Active low).


When this pin is <u>high</u> 8086 operates in <u>minimum mode</u> otherwise it operates in Maximum mode.

### Minimum mode signals

# Pins and Signals



# Pins and Signals



**HOLD** 

HLDA

Input signal to the processor form the bus masters as a request to grant the control of the bus.


Usually used by the DMA controller to get the control of the bus.

(Hold Acknowledge) Acknowledge signal by the processor to the bus master requesting the control of the bus through HOLD.

The acknowledge is asserted high, when the processor accepts HOLD.

### **Maximum mode signals**

# Pins and Signals




# During maximum mode operation, the MN/ $\overline{\text{MX}}$ is grounded (logic low)

Pins 24 -31 are reassigned

 $\overline{S_0}$ ,  $\overline{S_1}$ ,  $\overline{S_2}$  Status signals; used by the 8086 bus controller to generate bus timing and control signals. These are decoded as shown.

Status Signal			Machine Cuale
$\overline{S}_2$	$\overline{\mathbf{S}}_1$	$\overline{S}_0$	Machine Cycle
0	0	0	Interrupt acknowledge
0	0	1	Read I/O port
0	1	0	Write I/O port
0	1	1	Halt
1	0	0	Code access
1	0	1,	Read memory
1	1	0	Write memory
1	1	1	Passive/Inactive

# Pins and Signals



 $\overline{QS_0}$ ,  $\overline{QS_1}$ 


(Queue Status) The processor provides the status of queue in these lines.

The queue status can be used by external device to track the internal status of the queue in 8086.

The output on  $QS_0$  and  $QS_1$  can be interpreted as shown in the table.

Queue status			
$QS_1$	$QS_0$	Queue operation	
0	0	No operation	
0	1	First byte of an opcode from queue	
1	0	Empty the queue	
1	1	Subsequent byte from queue	

# Pins and Signals



(Bus Request/ Bus Grant) These requests are used by other local bus masters to force the processor to release the local bus at the end of the processor's current bus cycle.

These pins are bidirectional.

The request on  $\overline{GT_0}$  will have higher priority than  $\overline{GT_1}$ 

An output signal activated by the LOCK prefix instruction.

Remains active until the completion of the instruction prefixed by LOCK.

The 8086 output low on the LOCK pin while executing an instruction prefixed by LOCK to prevent other bus masters from gaining control of the system bus.