CSC 230 - Summer 2018 - AVR Instruction Quick Reference

Inst	ruction	Description	Operation	Flags				
	Arithmetic Operations							
ADC	Rd, Rr	Add with carry	$Rd \leftarrow Rd + Rr + C$	ZCNVSH				
ADD	Rd, Rr	Add without carry	$Rd \leftarrow Rd + Rr$	ZCNVSH				
DEC	Rd	Decrement (no carry)	$Rd \leftarrow Rd - 1$	ZNVS				
INC	Rd	Increment (no carry)	$Rd \leftarrow Rd + 1$	ZNVS				
NEG	Rd	Negate	$Rd \leftarrow -Rd$	ZCNVSH				
SBC	Rd, Rr	Subtract with carry	$Rd \leftarrow Rd - Rr - C$	ZCNVSH				
SUB	Rd, Rr	Subtract without carry	$Rd \leftarrow Rd - Rr$	ZCNVSH				
SUBI	Rd, K	Subtract (immediate)	$Rd \leftarrow Rd$ - K	ZCNVSH				
7	Vide Ari	thmetic Operations (Rd	must be R24, R26, R28 or 1	R30)				
ADIW	Rd, K	Add immed. (wide)	$Rd + 1:Rd \leftarrow Rd + 1:Rd + K$	ZCNVS				
SBIW	Rd, K	Subtract immed. (wide)	$Rd + 1:Rd \leftarrow Rd + 1:Rd - K$	ZCNVSH				
	Bitwise Operations							
AND	Rd, Rr	Bitwise AND	$\mathrm{Rd} \leftarrow \mathrm{Rd}$ & Rr	ZNVS				
ANDI	Rd, K	AND (immediate)	$Rd \leftarrow Rd \ \& \ K$	ZNVS				
ASR	Rd	Arithmetic shift right	$Rd \leftarrow ((\texttt{signed})Rd) \texttt{>>} 1$	ZCNV				
COM	Rd	Bitwise complement	$Rd \leftarrow \sim Rd$	ZCNVS				
EOR	Rd, Rr	Bitwise XOR	$Rd \leftarrow Rd \oplus Rr$	ZNVS				
LSL	Rd	Logical shift left	$Rd \leftarrow Rd \ll 1$	ZCNVH				
LSR	Rd	Logical shift right	$Rd \leftarrow ((\mathtt{unsigned})Rd) \gt\gt 1$	ZCNV				
OR	Rd, Rr	Bitwise OR	$Rd \leftarrow Rd \mid Rr$	ZNVS				
ORI	Rd, K	OR (immediate)	$Rd \leftarrow Rd \mid K$	ZNVS				
ROL	Rd	Rotate left with carry	$\mathrm{Rd} \leftarrow (\mathrm{Rd} \mathord{<\!\!\!<\!\!} 1) \mathrm{C}$	ZCNVH				
ROR	Rd	Rotate right with carry	$\mathrm{Rd} \leftarrow (\mathrm{Rd}{>\!\!>\!\!1}) (\mathrm{C}{<\!\!<\!\!7})$	ZCNV				
SWAP	Rd	Swap half-bytes	$Rd(3:0) \leftrightarrow Rd(7:4)$	-				
		Misc. Oper	rations					
CLR	Rd	Clear register	$Rd \leftarrow 0$	ZNVS				
MOV	Rd, Rr	Copy register	$Rd \leftarrow Rr$	-				
MOVW	Rd, Rr	Copy register pair	$Rd+1:Rd \leftarrow Rr+1:Rr$	-				
NOP		No operation	No effect	-				
POP	Rd	Pop stack into register	$Rd \leftarrow STACK$	-				
PUSH	Rr	Push register onto stack	$STACK \leftarrow Rr$	-				
SER	Rd	Set to 111	$Rd \leftarrow 0xFF$	-				

Instruction	Description	Operation	Flags					
Comparisons								
CP Rd, Rr	Compare	Set flags based on Rd - Rr	ZCNVSH					
CPC Rd, Rr	Compare with carry	Set flags based on Rd - Rr - C	ZCNVSH					
CPI Rd, K	Compare (immediate)	Set flags based on Rd - K	ZCNVSH					
CPSE Rd, Rr	Compare & skip if equal	Skip next inst. if $Rd = Rr$	-					
TST Rd	Test if zero	Set Z if $Rd = 0$	ZNVS					
	Unconditional Branch and Skip Instructions							
IJMP	Indirect jump to (Z)	$PC \leftarrow Z$	-					
JMP K	Absolute Jump	$PC \leftarrow K$	-					
RJMP K	Relative jump	$PC \leftarrow PC + K + 1$	-					
SBRC Rd, b	Skip if bit cleared	Skip next inst. if $Rd(b) = 0$	-					
SBRS Rd, b	Skip if bit set	Skip next inst. if $Rd(b) = 1$	-					
	Call and Return Instructions							
All CALL instructions push PC onto the stack before changing PC.								
CALL K	Call subroutine	$PC \leftarrow K$	-					
ICALL	Call (indirect)	$PC \leftarrow Z (R31:R30)$	-					
RCALL K Call (relative)		$PC \leftarrow PC + K + 1$	-					
RET	Subroutine return	$PC \leftarrow STACK$	-					
RETI	Interrupt return	$PC \leftarrow STACK$	I					
Operand Registers								
R0 - R31: General Purpose 8-bit registers								
Instructions with immediate operands (and SER) can only use R16 - R31, $$								
and some multiplication instructions can only use R16 - R23.								
X: 16-bit pair of R27:R26 (XH:XL)								
Y: 16-bit pair of R29:R28 (YH:YL)								

Z: 16-bit pair of R31:R30 (ZH:ZL)

Status Register (SREG)					
C: Carry Flag	(Set/clear with SEC/CLC instructions)				
Z: Zero Flag	$(Set/clear\ with\ SEZ/CLZ\ instructions)$				
N: Negative Flag	$(Set/clear\ with\ SEN/CLN\ instructions)$				
V: Two's-Complement Overflow Flag	$(Set/clear\ with\ SEV/CLV\ instructions)$				
H: Halfbyte Carry Flag	(Set/clear with SEH/CLH instructions)				
I: Global Interrupt Enable Flag	$(Set/clear\ with\ SEI/CLI\ instructions)$				

CSC 230 - Summer 2018 - AVR Instruction Quick Reference

Instruction	Description	Condition			
Conditional Branches					
BRNE K	Branch if not equal	Z = 0			
BREQ K	Branch if equal	Z = 1			
BRCC K	Branch if carry cleared	C = 0			
BRCS K	Branch if carry set	C = 1			
BRSH K	Branch if same or higher	C = 0			
BRLO K	Branch if lower	C = 1			
BRPL K	Branch if non-negative	N = 0			
BRMI K	Branch if negative	N = 1			
BRGE K	Branch if greater or equal (signed)	$N \oplus V = 0$			
BRLT K	Branch if less than (signed)	$N \oplus V = 1$			
BRHC K	Branch if half carry cleared	H = 0			
BRHS K	Branch if half carry set	H = 1			
BRVC K	Branch if overflow flag cleared $V = 0$				
BRVS K	Branch if overflow flag set $V = 1$				
BRID K	Branch if interrupt disabled $I = 0$				
BRIE K	I = 1				
Conditional branch instructions take a relative 7-bit signed offset					
K as an operand, and, if the branch condition is met, set					
$PC \leftarrow PC + K + 1.$					
Conditional branch instructions do not modify any flags.					
Load and store instructions have various encodings for					
the different addressing modes. In the table on the right,					
values in brackets refer to the contents of memory at that address.					

Bin	Hex	Dec									
0000	0x0	0	0100	0x4	4	1000	0x8	8	1100	0xC	12
0001	0x1	1	0101	0x5	5	1001	0x9	9	1101	0xD	13
0010	0x2	2	0110	0x6	6	1010	OxA	10	1110	0xE	14
0011	0x3	3	0111	0x7	7	1011	0xB	11	1111	0xF	15

The LPM instruction is used to read from program memory.

LPM Rd, Z and LPM Rd, Z+ are the only encodings available, and behave like LD Rd, Z and LD Rd, Z+, respectively.

Instruction	Description	Operation					
Load and Store Instructions							
Immediate Operand							
The value K i	s an 8-bit constant.						
Rd must be in	n the range R16 - R31.						
LDI Rd, K	$Rd \leftarrow K$						
	Direct from data m	nemory					
The value K is a 16-bit address.							
LDS Rd, K	Load direct	$Rd \leftarrow (K)$					
STS K, Rr	Store direct	$(K)\leftarrow Rr$					
Indirect via register X, Y or Z							
The examples below use X, but Y or Z can also be used.							
LD Rd, X	Load indirect via X	$Rd \leftarrow (X)$					
ST X, Rr	Store indirect via X	$(X) \leftarrow Rr$					
	Indirect with pre-de-	crement					
	encodings below, the regis						
is decremented before the load/store operation.							
	below use X, but Y or Z o						
LD Rd, -X	Load (pre-decrement)	$X \leftarrow X - 1, Rd \leftarrow (X)$					
ST -X, Rr	Store (pre-decrement)						
Indirect with post-increment							
In each of the encodings below, the register (X, Y or Z)							
is incremented after the load/store operation.							
The examples below use X, but Y or Z can also be used.							
LD Rd, X+	Load (post-increment)	$Rd \leftarrow (X), X \leftarrow X + 1$					
ST X+, Rr	(* /	1					
Indirect with displacement							
Only Y and Z can be used for these instructions.							
The value q is a 6-bit constant.							
LDD Rd,Y+q	Load (displacement)	$Rd \leftarrow (Y+q)$					
STD Y+q,Rr	Store (displacement)	$(Y+q) \leftarrow Rr$					