



Vivado ZedBoard:

32-bit Computer using MIPS Architecture

Ahmad Malik
ECE-311 Hardware design
Fall 2022



MIPS and ARM

- Both, ARM and MIPS are based on Reduced Instruction Set Computing (RISC).
- Both support instructions sets that are 32 bit/64 bit long, and both the instruction sets can be configured to big endianness as well as little endianness.
- The architectures of both ARM and MIPS are used in processors of smart phones and tablet computers such as iPhones, android and Windows RT tablets. However, modern computers typically use architectures like X86 and X64



MIPS vs.ARM

- ARM is the most widely used instruction set architecture in the world.ARM architectures are used in smart phones and tablet computers.ARM chips are also used in Raspberry Pi and other single-board computers because of their low power consumption and low cost.
- MIPs architecture is used in making smart phones, supper computers, embedded systems, routers, residential gateways, and video consoles like PlayStation.
- MIPS supports 32 different Registers while ARM supports 16 registers.
- Despite this, ARM has a greater throughput and efficiency than MIPS because ARM processors support 64-bit data bus, so more data is processed per clock cycle



ARM ISA

- The ARM instruction set can be divided into six broad classes of instructions: Branch, Data-processing, Load and store, Coprocessor, and Exception-generating instructions.
- Different ARM instructions can be identified using the opcode and the conditional flags.
- ARM has 16 general purpose registers

ARM Instruction Format

31	2827				1615				87				0				<u>Instruction type</u>									
Cond	0	0	I	Opcode				S	Rn				Rd				Operand2				Data processing / PSR Transfer					
Cond	0	0	0	0	0	0	0	A	S	Rd				Rn				Rs	1	0	0	1	Rm	Multiply		
Cond	0	0	0	0	1	U	A	S	RdHi				RdLo				Rs	1	0	0	1	Rm	Long Multiply (v3M / v4 only)			
Cond	0	0	0	1	0	B	0	0	Rn				Rd				0	0	0	0	1	0	0	1	Rm	Swap
Cond	0	1	I	P	U	B	W	L	Rn				Rd				Offset				Load/Store Byte/Word					
Cond	1	0	0	P	U	S	W	L	Rn				Register List								Load/Store Multiple					
Cond	0	0	0	P	U	1	W	L	Rn				Rd				Offset1	1	S	H	1	Offset2	Halfword transfer : Immediate offset (v4 only)			
Cond	0	0	0	P	U	0	W	L	Rn				Rd				0	0	0	0	1	S	H	1	Rm	Halfword transfer: Register offset (v4 only)
Cond	1	0	1	L	Offset																		Branch			
Cond	0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1	Rn	Branch Exchange (v4T only)	
Cond	1	1	0	P	U	N	W	L	Rn				CRd				CPNum	Offset				Coprocessor data transfer				
Cond	1	1	1	0	Op1				CRn				CRd				CPNum	Op2	0	CRm				Coprocessor data operation		
Cond	1	1	1	0	Op1				L	CRn				Rd				CPNum	Op2	1	CRm				Coprocessor register transfer	
Cond	1	1	1	1	SWI Number																		Software interrupt			

Credit: <https://www.cs.uaf.edu/courses/cs301/2014-fall/notes/arm-asm/>




ARM Registers

Registers	Use	Comment
R0	ARG 1	Used to pass arguments to subroutines. Can use them as scratch registers. Caller saved.
R1	ARG 2	
R2	ARG 3	
R3	ARG 4	
R4	VAR 1	Used as register based variables. Subroutine must preserve their data. Callee saved. Must return intact after call.
R5	VAR 2	
R6	VAR 3	
R7	VAR 4	
R8	VAR 5	
R9	VAR 6	Variable or static base
R10	VAR 7 / SB	Variable or stack limit
R11	VAR 8 / FP	Variable or frame pointer
R12	VAR 9 / IP	Variable or new static base for interlinked calls
R13	SP	Stack pointer
R14	LR	Link back to calling routine.
PC	PC	Program counter

MIPS ISA

- There are three types of MIPS instructions: R, I and J Type.
- MIPS supports 32 Registers! Register \$0 holds binary 0, and register I is reserved for the assembler

MIPS Instruction Format




op	6-bit opcode
rs	5-bit source register specifier
rt	5-bit target register specifier
rd	5-bit destination register specifier
shamt	5-bit shift amount
funct	6-bit function field
immediate	16-bit immediate
address	26-bit absolute address

MIPS Registers


Name	Register #	Usage
\$zero	0	The constant value 0
\$at	1	Used by assembler
\$vo-\$v1	2-3	Values for results and expression evaluation
\$a0-\$a3	4-7	Arguments
\$t0-\$t7	8-15	Temporaries
\$s0-\$s7	16-23	Saved
\$t8-\$t9	24-25	More temporaries
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Frame pointer
\$ra	31	Return pointer

MIPS Single-Cycle Full



- ▼ Design Sources (2)
 - ▼ **top** (top.v) (3)
 - ▼ mips : mips (mips.v) (3)
 - ▼ c : controller (controller.v) (2)
 - md : maindec (maindec.v)
 - ad : aludec (aludec.v)
 - ▼ dp : datapath (datapath.v) (12)
 - pcreg : flopr (flopr.v)
 - pcadd1 : adder (adder.v)
 - immsh : sl2 (sl2.v)
 - pcadd2 : adder (adder.v)
 - pcbrmux : mux2 (mux2.v)
 - pcmux : mux2 (mux2.v)
 - rf : regfile (regfile.v)
 - wrmux : mux2 (mux2.v)
 - resmux : mux2 (mux2.v)
 - se : signext (signext.v)
 - srcbmux : mux2 (mux2.v)
 - alu : alu (alu.v)
 - memVal : test (test.v)
 - imem : imem (imem.v)
 - dmem : dmem (dmem.v)
 - ▼ Memory File (1)
 - memfile.mem

MIPS Single Cycle: Main Blocks



- Design Sources (2)
 - top (top.v) (3)
 - mips : mips (mips.v) (3)
 - imem : imem (imem.v)
 - dmem : dmem (dmem.v)
- Memory File (1)
 - memfile.mem

```
memfile.mem *  
  
/afs/ee.cooper.edu/user/a/a/  
  
1 20020005  
2 2003000c  
3 2067fff7  
4 00e22025  
5 00642824  
6 00a42820  
7 10a7000a  
8 0064202a  
9 10800001  
10 20050000  
11 00e2202a  
12 00853820  
13 00e23822  
14 ac670044  
15 8c020050  
16 08000011  
17 20020001  
18 ac020054  
19  
20
```

Input/Output


```
module datapath(input clk, reset,
                input memtoreg, pcsrc,
                input alusrc, regdst,
                input regwrite, jump,
                input [2:0] alucontrol,
                output zero,
                output [31:0] pc,
                input [31:0] instr,
                output [31:0] aluout, writedata,
                input [31:0] readdata,
                input [4:0] memAddr,
                output [31:0] memOut);
```

Modified the data path to support an extra two arguments that serve as a way to output the contents of a 32bit register given a 5bit address of a register. That way, we can see when the register has value 7 in register \$2. Since Zedboard has 8 LEDs, we need to split 32bits into 4 sections so we can view it.


```
test.v *
/afs/ee.cooper.edu/user/a/ahmad.malik/Midterm/Midterm.srscs/sources_1/new/test.v

1 module test(input [1:0] bitSelect, input [31:0] memOut, output reg [7:0] dataOut);
2     always @(*)
3     begin
4         case(bitSelect)
5             2'b00:
6                 dataOut <= memOut[7:0];
7             2'b01:
8                 dataOut <= memOut[15:8];
9             2'b10:
10                dataOut <= memOut[23:16];
11            2'b11:
12                dataOut <= memOut[31:24];
13        endcase
14    end
15 endmodule
16 ;
```



Input/Output



RTL Schematic



Synthesized/Implemented Schematic



Unable to Generate Bitstream!

Implementation (3 errors)


Place Design (3 errors)

- [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.
< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_IBUF] >

clk_IBUF_inst (IBUF.0) is locked to IOB_X1Y62
and clk_IBUF_BUFG_inst (BUFG.1) is provisionally placed by clockplacer on BUFGCTRL_X0Y31

- [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
- [Common 17-69] Command failed: Placer could not place all instances

Resource	Estimation	Available	Utilization %
LUT	431	53200	0.81
LUTRAM	104	17400	0.60
FF	6	106400	0.01
IO	17	200	8.50
BUFG	1	32	3.13



Single Cycle TestBench without I/O

