

## Vivado ZedBoard:

32-bit Computer using MIPS Architecture

Ahmad Malik ECE-311 Hardware design Fall 2022

### MIPS and ARM

- Both, ARM and MIPS are based on Reduced Instruction Set Computing (RISC).
- Both support instructions sets that are 32 bit/64 bit long, and both the instruction sets can be configured to big endianness as well as little endianness.
- The architectures of both ARM and MIPS are used in processors of smart phones and tablet computers such as iPhones, android and Windows RT tablets. However, modern computers typically use architectures like X86 and X64

### MIPS vs. ARM

- •ARM is the most widely used instruction set architecture in the world.ARM architectures are used in smart phones and tablet computers.ARM chips are also used in Raspberry Pi and other single-board computers because of their low power consumption and low cost.
- •MIPs architecture is used in making smart phones, supper computers, embedded systems, routers, residential gateways, and video consoles like PlayStation.
- •MIPS supports 32 different Registers while ARM supports 16 registers.
- •Despite this, ARM has a greater throughput and efficiency than MIPS because ARM processors support 64-bit data bus, so more data is processed per clock cycle

### **ARM ISA**

- The ARM instruction set can be divided into six broad classes of instructions: Branch, Data-processing, Load and store, Coprocessor, and Exception-generating instructions.
- Different ARM instructions can be identified using the opcode and the conditional flags.
- ARM has 16 general purpose registers

### **ARM Instruction Format**

| 31   | 28 | 27  |   |   |     |     |    |    |    |   | 16      | 15      | 8       | 7   |     |     |    | 0       | <b>Instruction type</b>                        |
|------|----|-----|---|---|-----|-----|----|----|----|---|---------|---------|---------|-----|-----|-----|----|---------|--|
| Con  | d  | 0   | 0 | I | C   | pq  | co | de | е  | Ş | Rn      | Rd      |         | 0pe | era | ind | 2  |         | Data processing / PSR Transfer                 |
| Con  | d  | 0   | 0 | 0 | C   | ) ( | 0  | 0  | A  | S | Rd      | Rn      | Rs      | 1   | 0   | 0   | 1  | Rm      | Multiply                                       |
| Con  | d  | 0   | 0 | 0 | 0   | ) ] | 1  | U  | A  | S | RdHi    | RdLo    | Rs      | 1   | 0   | 0   | 1  | Rm      | Long Multiply (v3M / v4 only)                  |
| Con  | d  | 0   | 0 | 0 | 1   | . ( | 0  | В  | 0  | 0 | Rn      | Rd      | 0 0 0 0 | 1   | 0   | 0   | 1  | Rm      | Swap   |
| Cone | d  | 0   | 1 | Ι | F   | Ţ   | J  | В  | W  | L | Rn      | Rd      |         | 0:  | ffs | et  |    |         | Load/Store Byte/Word                           |
| Con  | d  | 1   | 0 | 0 | P   | Ţ   | J  | S  | W  | L | Rn      |         | Regist  | er  | L   | st  |    |         | Load/Store Multiple                            |
| Con  | d  | 0   | 0 | 0 | F   | Į   | U  | 1  | M  | L | Rn      | Rd      | Offset1 | 1   | S   | Н   | 1  | Offset2 | Halfword transfer : Immediate offset (v4 only) |
| Cond | d  | 0 ( | ) | 0 | P   | Ţ   | ,  | 0  | W  | L | Rn      | Rd      | 0 0 0 0 | 1   | S   | Н   | 1  | Rm      | Halfword transfer: Register offset (v4 only)   |
| Con  | d  | 1   | 0 | 1 | Ι   | Γ   |    | Ť  |    |   |         | Offs    | et      |     |     |     |    |         | Branch   |
| Con  | d  | 0   | 0 | 0 | 1   |     | 0  | 0  | 1  | 0 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 0   | 0   | 0   | 1  | Rn      | Branch Exchange (v4T only)                     |
| Con  | d  | 1   | 1 | 0 | F   | 1   | U  | N  | W  | L | Rn      | CRd     | CPNum   |     |     | Of  | fs | et      | Coprocessor data transfer                      |
| Con  | d  | 1   | 1 | 1 | (   |     |    | O  | р1 |   | CRn     | CRd     | CPNum   |     | Op: | 2   | 0  | CRm     | Coprocessor data operation                     |
| Con  | d  | 1   | 1 | 1 | . ( |     | 0  | )p | 1  | L | CRn     | Rd      | CPNum   | -   | Op: | 2   | 1  | CRm     | Coprocessor register transfer                  |
| Con  | d  | 1   | 1 | 1 | . 1 |     |    |    |    |   |         | SWI Nu  | ımber   |     |     |     |    |         | Software interrupt                             |

# ARM Registers

| Registers | Use        | Comment  |  |  |  |  |
|-----------|------------|--|--|--|--|--|
| R0        | ARG 1      |  |  |  |  |  |
| R1        | ARG 2      | Used to pass arguments to subroutines.             |  |  |  |  |
| R2        | ARG 3      | Can use them as scratch registers.  Caller saved.  |  |  |  |  |
| R3        | ARG 4      |  |  |  |  |  |
| R4        | VAR 1      |  |  |  |  |  |
| R5        | VAR 2      | Used as register based variables.                  |  |  |  |  |
| R6        | VAR 3      | Subroutine must preserve their data. Callee saved. |  |  |  |  |
| R7        | VAR 4      | Must return intact after call.                     |  |  |  |  |
| R8        | VAR 5      | 7  |  |  |  |  |
| R9        | VAR 6      | Variable or static base                            |  |  |  |  |
| R10       | VAR 7 / SB | Variable or stack limit                            |  |  |  |  |
| R11       | VAR 8 / FP | Variable or frame pointer                          |  |  |  |  |
| R12       | VAR 9 / IP | Variable or new static base for interlinked calls  |  |  |  |  |
| R13       | SP         | Stack pointer                                      |  |  |  |  |
| R14       | LR         | Link back to calling routine.                      |  |  |  |  |
| PC        | PC         | Program counter                                    |  |  |  |  |

### MIPS ISA

 There are three types of MIPS instructions: R, I and J Type.

 MIPS supports 32 Registers! Register \$0 holds binary 0, and register 1 is reserved for the assembler

### MIPS Instruction Format

#### R-format (Register)

| 31 | 26 | 25 | 21 | 20 | 16 | 15 | 11 | 10  | 6   | 5 |       | 0 |
|----|----|----|----|----|----|----|----|-----|-----|---|-------|---|
| C  | p  | ra | rs |    | rt | 5  | rd | sha | amt |   | funct |   |

#### I-format (Immediate)

| 31 | 26 | 25 | 21 | 20 | 16 | 15 |           | 0 |
|----|----|----|----|----|----|----|-----------|---|
|    | op | -  | rs |    | rt |    | immediate |   |

#### J-format (Jump)

| 31 | 26 | 25      | 0 |
|----|----|---------|---|
|    | op | address |   |

op 6-bit opcode

rs 5-bit source register specifier

rt 5-bit target register specifier

rd 5-bit destination register specifier

shamt 5-bit shift amount funct 6-bit function field


immediate 16-bit immediate

address 26-bit absolute address

# MIPS Registers

| Name      | Register # | Usage  |  |
|-----------|------------|--|--|
| \$zero    | 0          | The constant value 0                         |  |
| \$at      | 1          | Used by assembler                            |  |
| \$vo-\$v1 | 2-3        | Values for results and expression evaluation |  |
| \$a0-\$a3 | 4-7        | Arguments                                    |  |
| \$t0-\$t7 | 8-15       | Temporaries                                  |  |
| \$s0-\$s7 | 16-23      | Saved  |  |
| \$t8-\$t9 | 24-25      | More temporaries                             |  |
| \$gp      | 28         | Global pointer                               |  |
| \$sp      | 29         | Stack pointer                                |  |
| \$fp      | 30         | Frame pointer                                |  |
| \$ra      | 31         | Return pointer                               |  |

## MIPS Single-Cycle Full



```
√ □ Design Sources (2)

√ ● ∴ top (top.v) (3)

∨   c : controller (controller.v) (2)

              md: maindec (maindec.v)
              ad: aludec (aludec.v)


√ ● dp: datapath (datapath.v) (12)
              pcreq : flopr (flopr.v)
              pcadd1 : adder (adder.v)
                immsh : sl2 (sl2,v)
                 pcadd2: adder (adder.v)
              pcbrmux: mux2 (mux2.v)
                 pcmux: mux2 (mux2.v)
              orf: regfile (regfile.v)
                 wrmux: mux2 (mux2.v)
               resmux : mux2 (mux2.v)
              se : signext (signext.v)
              srcbmux : mux2 (mux2.v)
              alu: alu (alu.v)
           memVal : test (test.v)
        imem : imem (imem.v)
        dmem : dmem (dmem.v)

∨ 

    Memory File (1)


        memfile.mem
```

## MIPS Single Cycle: Main Blocks



✓ Design Sources (2)
✓ ★ top (top.v) (3)
→ mips : mips (mips.v) (3)
• imem : imem (imem.v)
• dmem : dmem (dmem.v)
✓ Memory File (1)

☐ memfile.mem




## Input/Output

```
test.v*
/afs/ee.cooper.edu/user/a/ahmad.malik/Midterm/Midterm.srcs/sources_1/new/test.v


→ X □ □ X // ■ Ω
1 module test(input [1:0] bitSelect, input [31:0] memOut, output reg [7:0] dataOut);
2 <del>|</del> | 3 <del>|</del> |
         always @(*)
         begin
40
             case(bitSelect)
                 2'b00:
                      dataOut <= memOut[7:0]:
 70
                      dataOut <= memOut[15:8];
                 2'b10:
100
                      dataOut <= memOut[23:16];
11 🖯
                 2'b11:
12 🖨
                      dataOut <= memOut[31:24];
13 🖨
             endcase
140
         end
15 endmodule
```

Modified the data path to support an extra two arguments that serve as a way to output the contents of a 32bit register given a 5bit address of a register. That way, we can see when the register has value 7 in register \$2. Since Zedboard has 8 LEDS, we need to split 32bits into 4 sections so we can view it.


## Input/Output



## **RTL Schematic**



## Synthesized/Implemented Schematic





### Unable to Generate Bitstream!

√ Implementation (3 errors)

√ □ Place Design (3 errors)


[Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK\_DEDICATED\_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.

 <a href="mailto:sep-14"><a href="mailto:sep-

clk\_IBUF\_inst (IBUF.O) is locked to IOB\_X1Y62 and clk IBUF BUFG inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL X0Y31

- [Place 30-99] Placer failed with error: 'IO Clock Placer failed' Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
- ( [Common 17-69] Command failed: Placer could not place all instances

| Resource | Estimation | Available | Utilization % |
|----------|------------|-----------|---------------|
| LUT      | 431        | 53200     | 0.81          |
| LUTRAM   | 104        | 17400     | 0.60          |
| FF       | 6          | 106400    | 0.01          |
| 10       | 17         | 200       | 8.50          |
| BUFG     | 1          | 32        | 3.13          |



## Single Cycle TestBench without I/O

