











## ISO7131CC, ISO7140CC, ISO7140FCC, ISO7141CC, ISO7141FCC

SLLSE83F - APRIL 2013-REVISED JANUARY 2015

# ISO71xxCC 4242-V<sub>PK</sub> Small-Footprint Low-Power Triple and Quad Channels Digital **Isolators**

### **Features**

- Maximum Signaling Rate: 50 Mbps (With 5-V Supplies)
- Robust Design With Integrated Noise Filter
- Default Output Low Option (Suffix F)
- Low Power Consumption, Typical I<sub>CC</sub> per Channel (With 3.3-V Supplies):
  - ISO7131: 1.5 mA at 1 Mbps, 2.6 mA at 25 Mbps
  - ISO7140: 1 mA at 1 Mbps, 2.3 mA at 25 Mbps
  - ISO7141: 1.3 mA at 1 Mbps, 2.6 mA at 25 Mbps
- Low Propagation Delay: 23-ns Typical (3.3-V Supplies)
- Wide Temperature Range: -40°C to 125°C
- 50-kV/µs Transient Immunity, Typical
- Long Life With SiO<sub>2</sub> Isolation Barrier
- Operates from 2.7-V, 3.3-V, and 5-V Supply and Logic Levels
- Small QSOP-16 Package
- Safety and Regulatory Approvals
  - 2500-V<sub>RMS</sub> Isolation for 1 minute per UL 1577
  - 4242-V<sub>PK</sub> Isolation per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12, 566 V<sub>PK</sub> Working Voltage
  - CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 End Equipment Standards
  - CQC Certification per GB 4943.1-2011

# **Applications**

- General-Purpose Isolation
  - Industrial Fieldbus
    - **Profibus**
    - Modbus™
    - **DeviceNet Data Buses**
  - RS-232, RS-485
  - Serial Peripheral Interface

# 3 Description

ISO7131, ISO7140, and ISO7141 devices provide galvanic isolation up to 2500  $V_{\text{RMS}}$  for 1 minute per UL and 4242  $V_{\text{PK}}$  per VDE. ISO7131 has three channels with two forward and one reverse-direction channels. ISO7140 and ISO7141 are quad-channel isolators; ISO7140 has four forward channels, ISO7141 has three forward and one reverse-direction channels. These devices are capable of 50-Mbps maximum data rate with 5-V supplies and 40-Mbps maximum data rate with 3.3-V or 2.7-V supplies, with integrated filters on the inputs for noise-prone applications. The suffix F indicates that default output state is low; otherwise, the default output state is high (see Table 3).


Each isolation channel has a logic input and output buffer separated by a silicon dioxide (SiO<sub>2</sub>) insulation barrier. Used with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. The devices have TTL input thresholds and can operate from 2.7-V, 3.3-V, and 5-V supplies. All inputs are 5-V tolerant when supplied from a 2.7-V or 3.3-V supply.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7131CC		
ISO7140CC		
ISO7140FCC	SSOP (16)	4.90 mm × 3.90 mm
ISO7141CC		
ISO7141FCC		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Simplified Schematic



Page



### **Table of Contents**

1	Features 1		6.14 Supply Current: V <sub>CC1</sub> and V <sub>CC2</sub> at 2.7 V	11
2	Applications 1		6.15 Typical Characteristics	
3	Description 1	7	Parameter Measurement Information	14
4	Revision History2	8	Detailed Description	16
5	Pin Configuration and Functions 4		8.1 Overview	16
6	Specifications5		8.2 Functional Block Diagram	
-	6.1 Absolute Maximum Ratings5		8.3 Feature Description	
	6.2 ESD Ratings 5		8.4 Device Functional Modes	19
	6.3 Recommended Operating Conditions 5	9	Application and Implementation	21
	6.4 Thermal Information		9.1 Application Information	
	6.5 Power Dissipation Ratings 6		9.2 Typical Applications	
	6.6 Electrical Characteristics: V <sub>CC1</sub> and V <sub>CC2</sub> at 5 V	10	Power Supply Recommendations	25
	±10%6	11	Layout	25
	6.7 Electrical Characteristics: V <sub>CC1</sub> and V <sub>CC2</sub> at 3.3 V		11.1 Layout Guidelines	25
	±10%		11.2 Layout Example	25
	6.8 Electrical Characteristics: V <sub>CC1</sub> and V <sub>CC2</sub> at 2.7 V 7	12	Device and Documentation Support	26
	6.9 Switching Characteristics: V <sub>CC1</sub> and V <sub>CC2</sub> at 5 V ±10%		12.1 Documentation Support	26
	6.10 Switching Characteristics: V <sub>CC1</sub> and V <sub>CC2</sub> at 3.3 V		12.2 Related Links	26
	±10%		12.3 Trademarks	26
	6.11 Switching Characteristics: V <sub>CC1</sub> and V <sub>CC2</sub> at 2.7 V. 8		12.4 Electrostatic Discharge Caution	
	6.12 Supply Current: V <sub>CC1</sub> and V <sub>CC2</sub> at 5 V ±10% 9		12.5 Glossary	26
	6.13 Supply Current: V <sub>CC1</sub> and V <sub>CC2</sub> at 3.3 V ±10% 10	13	Mechanical, Packaging, and Orderable Information	26

# 4 Revision History

Changes from Revision E (September 2013) to Revision F

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# 

Cł	nanges from Revision D (August 2013) to Revision E	Page
•	Changed From: 2500 V <sub>RMS</sub> Isolation for 1 minute per UL 1577 (Approval Pending) To: (Approved)	1
•	Added note1 to the AVAILABLE OPTIONS table	17
•	Changed Figure 15	18
•	Changed From: Basic Insulation To: Basic Insulation, Altitude ≤ 5000m, Tropical Climate, 250 VRMS maximum working voltage in the Regulatory Information table	19
•	Changed File number: E181974 (approval pending) To: File number: E181974 in the Regulatory Information table	19
•	Changed the title of Figure 21, Figure 22, and Figure 23 to include "PRBS 216 - 1"	23

С	hanges from Revision C (July 2013) to Revision D	Page
•	Added Safety List item "GB 4943.1-2011 and GB 8898:2011 CQC Certification (Approval Pending)"	1
•	Added Figure 2	12
•	Deleted "Product Preview" From the AVAILABLE OPTIONS table	17
•	Changed the REGULATORY INFORMATION, added column for CQC	19







Changes from Revision B (June 2013) to Revision C	Page
<ul> <li>Changed Feature From: ISO7140: TBD at 1 Mbps, TBD at 25 Mbps To: ISO7140: 1 mA at 1 Mbps, 3</li> </ul>	2.3 mA at 25 Mbps *
<ul> <li>Added text to the Description: "All inputs are 5V tolerant when supplied from a 2.7V or 3.3V supply."</li> </ul>	1
Deleted the Product Status table	1
Changed the SAFETY and REGULATORY APPROVALS	
Changed the ABSOLUTE MAXIMUM RATINGS table	<del></del>
Changed the SWITCHING CHARACTERISTICS table, Input glitch rejection time	7
Changed the SWITCHING CHARACTERISTICS table, Input glitch rejection time.	8
Changed the SWITCHING CHARACTERISTICS table, Input glitch rejection time.	8
Changed ISO7140 in the SUPPLY CURRENT table From: TBD To: values	9
Changed ISO7140 in the SUPPLY CURRENT table From: TBD To: values	10
Changed ISO7140 in the SUPPLY CURRENT table From: TBD To: values	11
Changed Figure 1 X-axis scale	12
Changed the AVAILABLE OPTIONS table	17
Changes from Revision A (June 2013) to Revision B	Page
Changed device ISO7141CC From: Product Preview To: Released in the Product Status table	1
Changes from Original (April 2013) to Revision A	Page
Changed the Simplified Schematic, added ground symbols	
<ul> <li>Changed the SWITCHING CHARACTERISTICS table, Input glitch rejection time. Values by device.</li> </ul>	
<ul> <li>Changed the SWITCHING CHARACTERISTICS table, Input glitch rejection time. Values by device.</li> </ul>	8
<ul> <li>Changed the SWITCHING CHARACTERISTICS table, Input glitch rejection time. Values by device.</li> </ul>	8
Added Figure 3	




# 5 Pin Configuration and Functions

#### 16-Pin SSOP Package Top View







#### **Pin Functions**

PIN		1/0	DESCRIPTION			
NAME	ISO7131	ISO7140	ISO7141	1/0	DESCRIPTION	
EN	_	10	_	I	Output enable. All output pins are enabled when EN is high or disconnected and disabled when EN is low.	
EN1	7	_	7	I	Output enable 1. Output pins on side-1 are enabled when EN1 is high or disconnected and disabled when EN1 is low.	
EN2	10	_	10	I	Output enable 2. Output pins on side-2 are enabled when EN2 is high or disconnected and disabled when EN2 is low.	
GND1	2,8	2,8	2,8	_	Ground connection for V <sub>CC1</sub>	
GND2	9,15	9,15	9,15	_	Ground connection for V <sub>CC2</sub>	
INA	3	3	3	I	Input, channel A	
INB	4	4	4	I	Input, channel B	
INC	12	5	5	I	Input, channel C	
IND	_	6	11	I	Input, channel D	
NC	6,11	7	_	_	No Connect pins are floating with no internal connection	
OUTA	14	14	14	0	Output, channel A	
OUTB	13	13	13	0	Output, channel B	
OUTC	5	12	12	0	Output, channel C	
OUTD	_	11	6	0	Output, channel D	
V <sub>CC1</sub>	1	1	1	_	Power supply, V <sub>CC1</sub>	
V <sub>CC2</sub>	16	16	16	_	Power supply, V <sub>CC2</sub>	



# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
$V_{CC1}, V_{CC2}$	Supply voltage <sup>(2)</sup>	-0.5	6	V
INx, ENx, OUTx	Voltage	-0.5	V <sub>CC</sub> + 0.5 <sup>(3)</sup>	V
Io	Output current	-15	15	mA
$T_J$	Maximum junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{CC1}, V_{CC2}$	Supply voltage	2.7		5.5	V
	High-level output current (V <sub>CC</sub> ≥ 3.0 V)	-4			mA
I <sub>OH</sub>	High-level output current (V <sub>CC</sub> < 3.0 V)	-2			
I <sub>OL</sub>	Low-level output current			4	mA
$V_{IH}$	High-level input voltage	2		5.5	V
$V_{IL}$	Low-level input voltage	0		8.0	
t <sub>ui</sub>	Input pulse duration (V <sub>CC</sub> ≥ 4.5V)	20			
t <sub>ui</sub>	Input pulse duration (V <sub>CC</sub> < 4.5V)	25			ns
1 / t <sub>ui</sub>	Signaling rate (V <sub>CC</sub> ≥ 4.5V)	0		50	Mhana
1 / t <sub>ui</sub>	Signaling rate (V <sub>CC</sub> < 4.5V)	0		40	Mbps
T <sub>A</sub>	Ambient temperature	-40	25	125	°C
TJ	Junction temperature	-40		136	

Copyright © 2013–2015, Texas Instruments Incorporated

Submit Documentation Feedback

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.

<sup>(3)</sup> Maximum voltage must not exceed 6 V

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DBQ	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	104.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	57.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	46.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	46.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 6.5 Power Dissipation Ratings

		TEST CONDITIONS	VALUE	UNIT
P <sub>D</sub>	Device power dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}$ Input a 25-MHz, 50% duty cycle square wave	150	mW

# 6.6 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5 V ±10%

 $V_{CC1}$  and  $V_{CC2}$  at 5 V ± 10% (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	High lovel output voltage	I <sub>OH</sub> = -4 mA; see Figure 10	V <sub>CCO</sub> <sup>(1)</sup> – 0.5	4.8		V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -20 \mu A$ ; see Figure 10	$V_{\rm CCO}^{(1)} - 0.1$	5		V
\/	Low lovel output voltage	I <sub>OL</sub> = 4 mA; see Figure 10		0.2	0.4	0.4 0.1
V <sub>OL</sub>	Low-level output voltage	$I_{OL}$ = 20 $\mu$ A; see Figure 10		0	0.1	
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis			450		mV
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10	μA
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μA
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V; see Figure 13	25	75		kV/µs

<sup>(1)</sup>  $V_{CCO}$  is the supply voltage,  $V_{CC1}$  or  $V_{CC2}$ , for the output channel that is being measured.

# 6.7 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V ±10%

 $V_{CC1}$  and  $V_{CC2}$  at 3.3 V ±10% (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	High level output voltage	I <sub>OH</sub> = -4 mA; see Figure 10	$V_{\rm CCO}^{~(1)} - 0.5$	3		V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -20 \mu A$ ; see Figure 10	$V_{\rm CCO}^{~(1)} - 0.1$	3.3		V
V	Low lovel output valtage	I <sub>OL</sub> = 4 mA; see Figure 10		0.2	0.4	٧
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 20 μA; see Figure 10		0	0.1	V
$V_{I(HYS)}$	Input threshold voltage hysteresis			425		mV
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CC}$ at INx or ENx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V; see Figure 13	25	50		kV/μs

<sup>(1)</sup>  $V_{CCO}$  is the supply voltage,  $V_{CC1}$  or  $V_{CC2}$ , for the output channel that is being measured.

Submit Documentation Feedback



# 6.8 Electrical Characteristics: $V_{CC1}$ and $V_{CC2}$ at 2.7 V

 $V_{CC1}$  and  $V_{CC2}$  at 2.7 V (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,	Lligh level cutout valtage	I <sub>OH</sub> = -2 mA; see Figure 10	V <sub>CCO</sub> <sup>(1)</sup> – 0.3	2.5		V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -20 \mu A$ ; see Figure 10	V <sub>CCO</sub> <sup>(1)</sup> – 0.1	2.7		V
	Low level output voltage	I <sub>OL</sub> = 4 mA; see Figure 10		0.2	0.4	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 20 μA; see Figure 10		0	0.1	V
$V_{I(HYS)}$	Input threshold voltage hysteresis			350		mV
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CC</sub> at INx or ENx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V; see Figure 13	25	50		kV/μs

<sup>(1)</sup>  $V_{CCO}$  is the supply voltage,  $V_{CC1}$  or  $V_{CC2}$ , for the output channel that is being measured.

# 6.9 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 5 V ±10%

 $V_{CC1}$  and  $V_{CC2}$  at 5 V ±10% (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Con Figure 40	12	19	35	
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 10			3	ns
<b>.</b> (2)	Channel to channel output along time	Same-direction channels			2	20
t <sub>sk(o)</sub> (2)	Channel-to-channel output skew time	Opposite-direction channels			4	ns
t <sub>sk(pp)</sub> (3)	Part-to-part skew time				12	ns
t <sub>r</sub>	Output signal rise time	Soo Figure 10		2		ns
t <sub>f</sub>	Output signal fall time	See Figure 10		2		ns
$t_{PHZ},t_{PLZ}$	Disable propagation delay, high/low-to-high impedance output	Can Figure 44		6	10	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable propagation delay, high impedance-to-high/low output	See Figure 11		5	10	ns
t <sub>fS</sub>	Fail-safe output delay time from input data or power loss	See Figure 12		9.5		μs
t <sub>GR</sub>	Input glitch rejection time			11		ns

<sup>(1)</sup> Also known as pulse skew

<sup>(2)</sup> t<sub>sk(0)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals, and loads.



# 6.10 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 3.3 V ±10%

V<sub>CC1</sub> and V<sub>CC2</sub> at 3.3 V ±10% (over recommended operating conditions unless otherwise noted.)

001	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Coo Figure 40	15	23	45	
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 10			3	ns
		Same-direction Channels			2	
t <sub>sk(0)</sub> (2)	Channel-to-channel output skew time	Opposite-direction Channels			4	ns
t <sub>sk(pp)</sub> (3)	Part-to-part skew time				19	ns
t <sub>r</sub>	Output signal rise time	Coo Figure 40		2.5		ns
t <sub>f</sub>	Output signal fall time	See Figure 10		2.5		ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable propagation delay, from high/low to high-impedance output	See Figure 44		6.5	15	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable propagation delay, from high- impedance to high/low output	See Figure 11		6.5	15	ns
t <sub>fs</sub>	Fail-safe output delay time from input data or power loss	See Figure 12		8		μs
t <sub>GR</sub>	Input glitch rejection time			12.5		ns

<sup>(1)</sup> Also known as pulse skew

# 6.11 Switching Characteristics: $V_{CC1}$ and $V_{CC2}$ at 2.7 V

V<sub>CC1</sub> and V<sub>CC2</sub> at 2.7 V (over recommended operating conditions unless otherwise noted.)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Con Figure 40	15	27	50	
PWD <sup>(1)</sup>	Pulse width distortion  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 10			3	ns
		Same-direction Channels			2	
t <sub>sk(o)</sub> (2)	Channel-to-channel output skew time	Opposite-direction Channels			4	ns
t <sub>sk(pp)</sub> (3)	Part-to-part skew time				22	ns
t <sub>r</sub>	Output signal rise time	Con Figure 40		3		ns
t <sub>f</sub>	Output signal fall time	See Figure 10		3		ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable propagation delay, from high/low to high- impedance output	Con Figure 44		9	15	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable propagation delay, from high-impedance to high/low output	See Figure 11		9	15	ns
t <sub>fs</sub>	Fail-safe output delay time from input data or power loss	See Figure 12		8.5		μs
t <sub>GR</sub>	Input glitch rejection time			14		ns

<sup>(1)</sup> Also known as pulse skew

Submit Documentation Feedback

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

<sup>(2)</sup> t<sub>sk(0)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals, and loads.



# 6.12 Supply Current: $V_{CC1}$ and $V_{CC2}$ at 5 V ±10%

 $V_{CC1}$  and  $V_{CC2}$  at 5 V ±10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO7131						
I <sub>CC1</sub>	Disable	EN1 = EN2 = 0 V		2.2	3.7	mA
I <sub>CC2</sub>	Disable	ENT = ENZ = 0 V		3.7	5	mA
I <sub>CC1</sub>	DC to 1 Mbns			2.2	3.7	
I <sub>CC2</sub>	DC to 1 Mbps			3.7	5	
I <sub>CC1</sub>	10 Mbps	DC signal: V <sub>I</sub> = V <sub>CC</sub> or 0 V  AC signal: All channels switching with square-wave clock input; C <sub>I</sub> = 15 pF		3.4	4.8	
I <sub>CC2</sub>	10 Mbps			4.9	6.6	mA
I <sub>CC1</sub>	25 Mbps			4.9	6.6	ША
I <sub>CC2</sub>	25 Mbps			6.8	9	
I <sub>CC1</sub>	50 Mbps			7.1	10	
I <sub>CC2</sub>	50 Mbps			10.5	13	
ISO7140					·	
I <sub>CC1</sub>	Disable	EN = 0 V		0.6	1.2	mA
I <sub>CC2</sub>	Disable	EN = 0 V		4.6	7	ША
I <sub>CC1</sub>	DC to 1 Mbps			0.6	1.3	
I <sub>CC2</sub>	DC to 1 Mbps			4.8	7	
I <sub>CC1</sub>	10 Mbps	DC Signal: $V_1 = V_{CC}$ or 0 V, AC Signal: All channels switching with square wave clock input; $C_L = 15 \text{ pF}$		1.4	2.2	
I <sub>CC2</sub>	10 Mbps		6.9	9.2	mA	
I <sub>CC1</sub>	25 Mbps			2.7	3.9	ША
I <sub>CC2</sub>	25 Mbps			10.3	13.5	
I <sub>CC1</sub>	50 Mbps			4.7	6.5	
I <sub>CC2</sub>	30 Mbps		15.6	15.6	21	
ISO7141						
I <sub>CC1</sub>	Disable	EN1 = EN2 = 0V		2.5	4.2	mA
I <sub>CC2</sub>	DISADIC	LIVI - LIVZ - UV		4.2	7	шч
I <sub>CC1</sub>	DC to 1 Mbps			2.5	4.2	
I <sub>CC2</sub>	DO to 1 Mibps			4.2	7	
I <sub>CC1</sub>	10 Mbps			3.8	5.3	
I <sub>CC2</sub>	το ινιυμο	DC signal: $V_I = V_{CC}$ or 0 V, AC signal: All channels switching with square wave		6.2	9.6	mΔ
I <sub>CC1</sub>	25 Mbps	clock input; $C_L = 15 \text{ pF}$		5.6	7.5	mA
I <sub>CC2</sub>	20 1/10/20			9.2	13	
I <sub>CC1</sub>	50 Mhns			8.4	11.2	
I <sub>CC2</sub>	50 Mbps			14	18.5	



# 6.13 Supply Current: $V_{CC1}$ and $V_{CC2}$ at 3.3 V ±10%

 $V_{CC1}$  and  $V_{CC2}$  at 3.3 V ±10% (over recommended operating conditions unless otherwise noted.)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISO7131						
I <sub>CC1</sub>	Disable	EN1 = EN2 = 0 V		1.9	2.7	A
I <sub>CC2</sub>	Disable	ENT = ENZ = 0 V		2.6	3.8	mA
I <sub>CC1</sub>	DC to 1 Mbns			1.9	2.7	
I <sub>CC2</sub>	DC to 1 Mbps			2.6	3.8	
I <sub>CC1</sub>	10 Mbps			2.4	3.5	
I <sub>CC2</sub>	TO IVIDPS	DC signal: V <sub>1</sub> = V <sub>CC</sub> or 0 V  AC signal: All channels switching with square-wave		3.5	4.7	mA
I <sub>CC1</sub>	25 Mbps	clock input; C <sub>L</sub> = 15 pF		3.2	4.6	ША
I <sub>CC2</sub>	25 Mbps			4.7	6.2	
I <sub>CC1</sub>	40 Mbps			5	7	
I <sub>CC2</sub>	40 Mbps			7	9	
ISO7140					·	
I <sub>CC1</sub>	Disable	EN = 0 V		0.3	0.7	mA
I <sub>CC2</sub>	Disable	EN = 0 V		3.6	5.2	ША
I <sub>CC1</sub>	DC to 1 Mbps			0.4	0.8	
I <sub>CC2</sub>	DC to 1 Mbps			3.7	5.3	
I <sub>CC1</sub>	10 Mbps			0.9	1.4	
I <sub>CC2</sub>	TO WIDPS	DC signal: V <sub>I</sub> = V <sub>CC</sub> or 0 V, AC signal: All channels switching with square-wave		5.1	6.8	mA
I <sub>CC1</sub>	25 Mbps	clock input; C <sub>L</sub> = 15 pF		1.7	2.4	ША
I <sub>CC2</sub>	25 Mbps			7.3	10	10
I <sub>CC1</sub>	40 Mbps			2.4	3.7	
I <sub>CC2</sub>	40 Mbps			9.4	13	
ISO7141						
I <sub>CC1</sub>	- Disable	EN1 = EN2 = 0 V		2	3.1	mA
I <sub>CC2</sub>	Disable	LIVI - LIVZ - U V		3.2	4.9	ША
I <sub>CC1</sub>	DC to 1 Mbps			2	3.1	
I <sub>CC2</sub>	DO to 1 Mibps			3.2	4.9	
I <sub>CC1</sub>	10 Mbps			2.8	3.8	
I <sub>CC2</sub>	το ινιυμο	DC signal: V <sub>I</sub> = V <sub>CC</sub> or 0 V, AC signal: All channels switching with square-wave		4.5	6.1	mA
I <sub>CC1</sub>	25 Mbps	clock input; $C_L = 15 \text{ pF}$		4	5.2	ШД
I <sub>CC2</sub>	20 MIDPS			6.4	8.3	+
I <sub>CC1</sub>	40 Mbps			5	8	
I <sub>CC2</sub>	40 Minha			8.2	11.6	

Submit Documentation Feedback




# 6.14 Supply Current: $V_{CC1}$ and $V_{CC2}$ at 2.7 V

 $V_{\text{CC1}}$  and  $V_{\text{CC2}}$  at 2.7 V (over recommended operating conditions unless otherwise noted.)


PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT	
ISO7131						
I <sub>CC1</sub>	Diochlo	EN4 - EN2 - 0 V	1.2	2.4	r~ Λ	
I <sub>CC2</sub>	- Disable	EN1 = EN2 = 0 V	2.3	3.3	mA	
I <sub>CC1</sub>	DC to 4 Mbros		1.2	2.4		
l <sub>CC2</sub>	DC to 1 Mbps		2.3	3.3		
I <sub>CC1</sub>	10 Mbss		2.1	3		
l <sub>CC2</sub>	10 Mbps	DC signal: $V_I = V_{CC}$ or 0 V AC signal: All channels switching with square-wave	2.9	4	m Λ	
lcc1	OF Mhr.	clock input; C <sub>L</sub> = 15 pF	3	3.8	mA	
CC2	25 Mbps	, , , ,	4	5.2		
I <sub>CC1</sub>	40 Mbss		4.2	5.3		
I <sub>CC2</sub>	40 Mbps		5.8	7		
ISO7140				<u>.</u>		
I <sub>CC1</sub>	Diaghla	EN OV	0.2	0.4	m ^	
CC2	Disable	EN = 0 V	3.2	4.7	mA	
CC1	DC to 4 Mbros		0.2	0.5		
CC2	DC to 1 Mbps		3.4	4.8		
CC1	10 Mbss	DC signal: $V_I = V_{CC}$ or 0 V,		0.6	1	
I <sub>CC2</sub>	10 Mbps		4.5	6.3	Λ	
lcc1	OF Mhr.	AC signal: All channels switching with square-wave clock input; C <sub>L</sub> = 15 pF	1.2	.2 1.8	mA	
I <sub>CC2</sub>	25 Mbps	1 7 2 1	6.2	8	8	
lcc1	40 Mbss		1.8	2.6		
I <sub>CC2</sub>	40 Mbps		8	11		
SO7141						
I <sub>CC1</sub>	Dipoble	EN4 - EN2 - 0 V	1.6	2.6	m^	
CC2	Disable	EN1 = EN2 = 0 V	2.8	4.1	mA	
CC1	DC to 1 Mbps		1.6	2.6		
l <sub>CC2</sub>	DC to 1 Mbps		2.8	4.1		
CC1	10 Mbss	DC signal: V <sub>I</sub> = V <sub>CC</sub> or 0 V,	2.3	3.2		
CC2	10 Mbps		3.8	5	<b>~</b> Λ	
CC1	25 Mbps	AC signal: All channels switching with square-wave clock input; C <sub>L</sub> = 15 pF	3.3	4.2	mA	
CC2	25 Mbps		5.4	6.8		
CC1	40 Mbps		4.3	5.8	1	
I <sub>CC2</sub>	40 Mbps		6.9	9.2		

### 6.15 Typical Characteristics






# **Typical Characteristics (continued)**






### 7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns,  $t_G =$  50  $\Omega$ . At the input, a 50- $\Omega$  resistor is required to terminate the input-generator signal. It is not needed in an actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 10. Switching-Characteristics Test Circuit and Voltage Waveforms




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 11. Enable/Disable Propagation Delay-Time Test Circuit and Waveform




### **Parameter Measurement Information (continued)**



A.  $C_L = 15 \text{ pF}$  and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 12. Failsafe Delay-Time Test Circuit and Voltage Waveforms



A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 13. Common-Mode Transient Immunity Test Circuit



# 8 Detailed Description

#### 8.1 Overview

The isolator in Figure 14 is based on a capacitive isolation barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 150 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal through the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high- to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

### 8.2 Functional Block Diagram




Figure 14. Conceptual Block Diagram of a Digital Capacitive Isolator



# 8.3 Feature Description

**Table 1. Product Features** 

PRODUCT	RATED ISOLATION	INPUT THRESHOLD	DEFAULT OUTPUT	MAX DATA RATE and INPUT FILTER	CHANNEL DIRECTION
ISO7131CC			High		2 forward, 1 reverse
ISO7140CC	(1)	1.5-V TTL		50 Mbps,	4 forward,
ISO7140FCC	4242 V <sub>PK</sub> <sup>(1)</sup>	(CMOS compatible)	Low	with noise filter integrated	0 reverse
ISO7141CC			High		3 forward,
ISO7141FCC			Low		1 reverse

<sup>(1)</sup> See Regulatory Information for detailed Isolation Ratings.

### 8.3.1 Insulation and Safety-Related Specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IOTM</sub>	Maximum transient overvoltage per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12				4242	$V_{PK}$
V <sub>IORM</sub>	Maximum working voltage per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12				566	$V_{PK}$
\/	Isolation Voltage per UL 1577	$V_{TEST} = V_{ISO}$ , t = 60 sec (qualification)			2500	V
V <sub>ISO</sub>		V <sub>TEST</sub> = 1.2 * V <sub>ISO</sub> , t = 1 sec (100% production)			3000	$V_{RMS}$
		After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$ , $t = 10 \text{ s}$ , Partial discharge < 5 pC			679	
V <sub>PR</sub>	Input-to-output test voltage per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$ , $t = 10 \text{ s}$ , Partial discharge < 5 pC			906	$V_{PK}$
		Method b1, 100% production test, V <sub>PR</sub> = V <sub>IORM</sub> x 1.875, t = 1 s, Partial discharge < 5 pC			1061	
L(I01)	Minimum air gap (clearance)	Shortest terminal to terminal distance through air	3.7			mm
L(102)	Minimum external tracking (creepage)	Shortest terminal to terminal distance across the package surface	3.7			mm
	Minimum internal gap (internal clearance)	Distance through the insulation	0.014			mm
	Pollution degree			2		
СТІ	Tracking resistance (comparative tracking index)	DIN IEC 60112 / VDE 0303 Part 1	≥400			V
D (1)	Indiation Business Investor Outral	$V_{IO} = 500 \text{ V}, T_A = 25^{\circ}\text{C}$		>10 <sup>12</sup>		0
R <sub>IO</sub> (1)	Isolation Resistance, Input to Output	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le T_{A} \text{ max}$		>10 <sup>11</sup>		Ω
C <sub>IO</sub> (1)	Barrier capacitance, input to output	$V_I = 0.4 \sin (2\pi ft), f = 1 \text{ MHz}$		2.3		pF
C <sub>I</sub> (2)	Input capacitance	$V_I = V_{CC}/2 + 0.4 \sin(2\pi ft)$ , f = 1 MHz, $V_{CC} = 5 V$		2.8		pF

<sup>(1)</sup> All pins on each side of the barrier tied together creating a two-terminal device.

<sup>(2)</sup> Measured from input pin to ground.



#### **NOTE**

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit-board (PCB) do not reduce this distance.

Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and/or ribs on a PCB are used to help increase these specifications.

Table 2.	. IEC	60664-1	Ratings	<b>Table</b>
----------	-------	---------	---------	--------------

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic Isolation Group	Material Group	II
	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I–IV
Installation classification	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I–III
	Rated mains voltage ≤ 400 V <sub>RMS</sub>	I–II

### 8.3.1.1 Safety Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			$R_{\theta JA} = 104.5^{\circ}C/W$ , $V_I = 5.5V$ , $T_J = 150^{\circ}C$ , $T_A = 25^{\circ}C$			217	
I <sub>S</sub>	Safety input, output, or supply current	DBQ-16	$R_{\theta JA} = 104.5$ °C/W, $V_I = 3.6$ V, $T_J = 150$ °C, $T_A = 25$ °C			332	mA
	current		R <sub>0JA</sub> = 104.5°C/W, V <sub>I</sub> = 2.7V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			443	
T <sub>S</sub>	Maximum case temperature					150	°C

The safety-limiting constraint is the absolute-maximum junction temperature specified in the *Absolute Maximum Ratings*<sup>(1)</sup> table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 15. DBQ-16  $\theta_{JC}$  Thermal Derating Curve

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



### 8.3.1.2 Regulatory Information

VDE	UL	CSA	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884- 10):2006-12 and DIN EN 61010-1	Recognized under UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1, and IEC 61010-1	Certified according to GB 4943.1-2011
Basic Insulation Maximum Transient Overvoltage, 4242 V <sub>PK</sub> Maximum Working Voltage, 566 V <sub>PK</sub>	Single protection, 2500 V <sub>RMS</sub>	Reinforced Insulation per CSA 60950-1-03 and IEC 60950-1 (2nd Ed.), 185 V <sub>RMS</sub> maximum working voltage Basic Insulation per CSA 60950-1-03 and IEC 60950-1 (2nd Ed.), 370 V <sub>RMS</sub> maximum working voltage Reinforced Insulation per CSA 61010-1-12 and IEC 61010-1 (3rd Edition), 150 V <sub>RMS</sub> maximum working voltage Basic Insulation per CSA 61010-1-12 and IEC 61010-1 (3rd Edition), 300 V <sub>RMS</sub> maximum working voltage	Basic Insulation, Altitude ≤ 5000m, Tropical Climate, 250 V <sub>RMS</sub> maximum working voltage
Certificate number: 40016131	File number: E181974	Master contract number: 220991	Certificate number: CQC14001109540

<sup>(1)</sup> Production tested ≥ 3000 Vrms for 1 second in accordance with UL 1577.

### 8.4 Device Functional Modes

Table 3. Function Table<sup>(1)</sup>

V	V	INPUT	OUTPUT ENABLE	ОИТРИТ	(OUTx)	
V <sub>CCI</sub>	V <sub>cco</sub>	(INx)	(ENx)	ISO71xxCC	ISO71xxFCC	
		Н	H or open	Н	Н	
DII	PU	L	H or open	L	L	
PU	PU	X	L	Z	Z	
		Open	H or open	Н	L	
PD	PU	X	H or open	Н	L	
PD	PU	X	L	Z	Z	
PU	PD	X	X	Undetermined	Undetermined	

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ ; PU = Powered Up ( $V_{CC} \ge 2.7 \text{ V}$ ); PD = Powered Down ( $V_{CC} \le 2.1 \text{ V}$ ); X = Irrelevant; H = High Level; L = Low Level; Z = High Impedance






Figure 16. Device I/O Schematics



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

ISO71xx use single-ended TTL-logic switching technology. Its supply voltage range is from 3 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, it is important to note that due to the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 9.2 Typical Applications

### 9.2.1 Isolated Data Acquisition System for Process Control

ISO71xx combined with TI's precision analog-to-digital converter and mixed signal micro-controller can create an advanced isolated data acquisition system as shown in Figure 17.




Figure 17. Isolated Data Acquisition System for Process Control



### **Typical Applications (continued)**

### 9.2.1.1 Design Requirements

Unlike optocouplers, which need external components to improve performance, provide bias, or limit current, ISO71xx only needs two external bypass capacitors to operate.

### 9.2.1.2 Detailed Design Procedure




Figure 18. Typical ISO7131 Circuit Hook-up

Figure 19. Typical ISO7140 Circuit Hook-up





Figure 20. Typical ISO7141 Circuit Hook-up



# **Typical Applications (continued)**

# 9.2.1.3 Application Curves

Typical eye diagrams of ISO71xx (see Figure 21, Figure 22, and Figure 23) indicate low jitter and wide open eye at the maximum data rate.





# **Typical Applications (continued)**

### 9.2.2 Isolated RS-485 Interface




Figure 24. Isolated RS-485 Interface

### 9.2.2.1 Design Requirements

See previous Design Requirements.

## 9.2.2.2 Detailed Design Procedure

See previous Detailed Design Procedure.

### 9.2.2.3 Application Curves

See previous Application Curves.



# 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Tl's SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 data sheet (SLLSEA0).

### 11 Layout

### 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 25). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide,

#### 11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing flammability-characteristics.

### 11.2 Layout Example




Figure 25. Recommended Layer Stack



# 12 Device and Documentation Support

# 12.1 Documentation Support

#### 12.1.1 Related Documentation

- SLLA284, Digital Isolator Design Guide
- SLLSEA0, Transformer Driver for Isolated Power Supplies

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 4. Related Links** 

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7131CC	Click here	Click here	Click here	Click here	Click here
ISO7140CC	Click here	Click here	Click here	Click here	Click here
ISO7140FCC	Click here	Click here	Click here	Click here	Click here
ISO7141CC	Click here	Click here	Click here	Click here	Click here
ISO7141FCC	Click here	Click here	Click here	Click here	Click here

#### 12.3 Trademarks

Modbus is a trademark of Gould Inc.

All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

SLLA353 - Isolation Glossary.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





7-Oct-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7131CCDBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7131CC	Samples
ISO7131CCDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7131CC	Samples
ISO7140CCDBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7140CC	Samples
ISO7140CCDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7140CC	Samples
ISO7140FCCDBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7140FC	Samples
ISO7140FCCDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7140FC	Samples
ISO7141CCDBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7141CC	Samples
ISO7141CCDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7141CC	Samples
ISO7141FCCDBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7141FC	Samples
ISO7141FCCDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7141FC	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



# PACKAGE OPTION ADDENDUM

7-Oct-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Oct-2014

# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7131CCDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7140CCDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7140FCCDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7141CCDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7141FCCDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 22-Oct-2014



\*All dimensions are nominal

7 til dillionsions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7131CCDBQR	SSOP	DBQ	16	2500	367.0	367.0	35.0
ISO7140CCDBQR	SSOP	DBQ	16	2500	367.0	367.0	35.0
ISO7140FCCDBQR	SSOP	DBQ	16	2500	367.0	367.0	35.0
ISO7141CCDBQR	SSOP	DBQ	16	2500	367.0	367.0	35.0
ISO7141FCCDBQR	SSOP	DBQ	16	2500	367.0	367.0	35.0

# DBQ (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AB.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity