


| APB                        | Protoc  | ol Te                               | est Plan  |  |   |                                   |  |                              |                      |              |  |          |
|----------------------------|---|-------------------------------------|---|--|---|-----------------------------------|--|------------------------------|----------------------|--------------|--|----------|
| PROJECT TITI               | ,   | Verification (                      | f ADR. Dreferral  |  |   |                                   |  |                              |                      |              |  |          |
| PROJECT MAI<br>PROJECT TEA | M EAGER   | Priya Ananthi<br>Aman Kuman         | rishanan, Meenal Panasse<br>Gautam, Anindia Mukherjee Archana Gunasekhar  | Harsha Vardhan Reddy, Rishabh S  |   |                                   | 1  |                              |                      |              |  |          |
|                            |   |                                     | APR PROTOCOL VERIFICA   | ITION TEST PLAN  |   |                                   |  |                              |                      |              |  |          |
| Summar<br>Features:        | on APB Pr                                       |                                     |   |  |   |                                   |  |                              |                      |              |  |          |
|                            | 1 ARR should fee                                | Advanced Perig                      | heral Bus<br>idvanced RISC Machines)<br>formance bus.   |  |   |                                   |  |                              |                      |              |  |          |
|                            |   |                                     |   |  |   |                                   |  |                              |                      |              |  |          |
|                            | 5 We are using 2<br>6 Master                    | slave design of<br>Generates Al     | the APS.<br>15 Transactions(WriRd requests)<br>requests based on address mapping  |  |   |                                   |  |                              |                      |              |  |          |
|                            | 7 Slave<br>T SIGNALS OF                         |                                     | requests based on address mapping   |  |   |                                   |  |                              |                      |              |  |          |
| PORTAN                     | 1 PCLK  | APB:<br>Clock Signal                | used for Synchronisation in APS   |  |   |                                   |  |                              |                      |              |  |          |
|                            | 2 PRESET<br>3 PSEL<br>4 PENARI F                | Select Signal                       | used for Synchronisation in APS<br>readiness of Peripheral Devices. An active low sign<br>to choose the target slave. We have 1 for each slav<br>active state of the transfer. It is an active high signs   | nal<br>na  |   |                                   |  |                              |                      |              |  |          |
|                            |   |                                     |   |  |   |                                   |  |                              |                      |              |  |          |
|                            | 6 PADDR<br>7 PWDATA<br>8 PRDATA<br>9 PREADY     | Write Data<br>Read Data             | periphenal address om the slave. Indicates the readiness of slave for I   |  |   |                                   |  |                              |                      |              |  |          |
|                            | 9 PREADY<br>10 PSLVERR                          | Input signal for<br>Indicates trans | om the slave. Indicates the readiness of slave for D<br>afer failure by the slave   | Data Transfer  |   |                                   |  |                              |                      |              |  |          |
|                            |   |                                     | afer failure by the slave<br>Master transfers only on this signal; when HICH  |  |   |                                   |  |                              |                      |              |  |          |
| 5 is used to               | provide interface r                             | with the compo                      | nents requiring lower bandwidth like the peripheral   | devices such as UART, Keypad, Time   | er and PIO (Peripi                      | heral Input Out                   | put)   |                              |                      |              |  |          |
| 1                          | Test Plan                                       |                                     |   |  |   |                                   |  |                              | Tool: Sim            | - Synopsys \ | CS/ Questas                                  | #DIV/0!  |
| SI No                      | STATUS  | PRIORITY                            | TEST CASE NAME  | INPUT CONSTRAINTS  | EXPECTED<br>OUTPUT                      | COMMENTS                          | DESCRIPTION  | OWNER                        | % Coverage           | START DATE   | END DATE                                     | DURATION |
|                            |   |                                     |   |  |   |                                   | Test Reset   |                              |                      |              |  |          |
|                            |   |                                     |   |  |   |                                   | conditions; Test<br>Control Signal<br>Values; Check IDLE   |                              |                      |              |  |          |
|                            | 1 Not Started                                   | -                                   | apb_reset_init_test<br>apb_master_issues_req_to_both_slaves_simultan  |  | 1                                       |                                   | State  | Not Assigned<br>Not Assigned | 1                    |              | 1  |          |
|                            | Not Started                                     |                                     | SLAVE_0   | nante at native of constraint  |   |                                   | Evering Water to   |                              |                      |              | -  |          |
|                            | 2 Not Started<br>3 Not Started                  |                                     | apb_random_address_write_lest_slave_0 apb_random_address_nesd_lest_slave_0  | pwrite =1,paddr =\$urandom,<br>pwdata =\$urandom<br>pwrite =0,paddr =\$urandom,<br>prdata =\$urandom   |   |                                   | Exercise Writes to all<br>addresses in Slave_0<br>Exercise Reads to all<br>addresses in Slave_0<br>On a Random<br>address, write known<br>data and read back | Not Assigned Not Assigned    |                      |              |  |          |
|                            | were cearted                                    |                                     | AND ALCOHOMOSTERS MAD SET SHAWE O   | prodite *Quisingom   |   |                                   | On a Random<br>address, write known  | neeged                       |                      |              | +  |          |
|                            | 4 Not Started<br>5 Not Started                  | -                                   | apb_address_targetted_write_read_test_slave_0<br>apb_single_write_transaction_slave_0   |  |   |                                   |  | Not Assigned<br>Not Assigned | -                    |              | 1  | _        |
|                            | 6 Not Started<br>7 Not Started                  |                                     | app_single_read_transaction_stave_0 app_single_read_transaction_stave_0   |  |   |                                   | Data written correctly<br>data read correctly  | Not Assigned<br>Not Assigned |                      |              |  |          |
|                            |   |                                     |   | parite =1,paddr =any specific<br>loadion,padata = Surandom (any  |   |                                   | Apply NO wait state  | No. Acres                    |                      |              |  |          |
|                            | 8 Not Started                                   |                                     | apb_write with no wait_slave_0_state_test   | loaction, predate = Surandom (any<br>data), penable =1, pready =1<br>perite =1,pade = any specific<br>loaction, predate = Surandom (any<br>data), penable =1, pready =0                              |   |                                   | Apply wait state conditions  | nun Assigned                 |                      |              | 1  |          |
|                            | 9 Not Started                                   |                                     | apb_write with wait_stave_0_state_text  | data) persable =1, pready =0 perite =0.paddr =any specific baction.ordata = 5-resolver (************************************   |   |                                   | conditions   | Not Assigned                 | +                    |              | 1  | _        |
|                            | 0 Not Started                                   |                                     | apb_read with no wait_stave_0_state_test  | partie =0.paddr =sny specific<br>baction, pedata = Surandom (any<br>data), perable =1, posady =1<br>partie =0.paddr =sny specific<br>baction, pedata = Surandom (any<br>data), penable =1, posady =0 |   |                                   |  | Not Assigned                 |                      |              | +  | _        |
| -                          | 11 Not Started                                  | -                                   | apb_read with wait_slave_0_state_test   | data) penable =1, pready =0  | -                                       |                                   | address should be  | Not Assigned                 | 1                    | -            | -  | -        |
|                            | 2 Not Started                                   |                                     | apb_incremental_addr_write_transaction_alave0   |  | ļ                                       |                                   | address should be<br>written in increment<br>order<br>data should be read  | Not Assigned                 | 1                    |              | -  |          |
|                            | 3 Not Started                                   |                                     | apb_incremental_read_transaction_alave0<br>SLAVE_1  |  |   |                                   | data should be read<br>in increment order  | Not Assigned                 |                      |              |  |          |
|                            | 3 Not Started                                   |                                     | Similar to Slave_1 exercise Test Cases Protocol Compliance apb_handshaking_psel_pen_pready_test   |  |   |                                   |  | Not Assigned                 |                      |              |  |          |
|                            | Not Started<br>Not Started                      |                                     | apb_handshaking_psel_pen_pready_test<br>apb_master_psel_deasserted_mid_txn  |  |   |                                   |  | Not Assigned<br>Not Assigned |                      |              |  |          |
|                            | Not Started                                     |                                     | apb_master_pset_deasserted_mid_txn<br>apb_stave_delays_pready_random (like a wait<br>state)   |  |   |                                   |  | Not Assigned                 |                      |              |  |          |
|                            | Not Started                                     |                                     | Negative Test Cases   |  |   |                                   | Towns March  | Not Assigned                 |                      |              |  | 0        |
|                            | 2 Not Started<br>3 Not Started                  |                                     | apb_slave_not_responsive_test apb_wrong_address_access_test   |  |   |                                   | Timeout Handling<br>I Slave0 && Slave1<br>Addr   | Not Assigned<br>Not Assigned |                      |              |  | 0        |
|                            | 4 Not Started                                   |                                     | apb_unexpected_rat_condition_test   |  | applying rat in<br>the middle of<br>Txn | Should<br>return to<br>IDLE state |  | Not Assigned                 |                      |              |  |          |
|                            | Not Started                                     |                                     | anh comunt data test  |  | Master detects<br>incorrect data        |                                   |  | Not Assigned                 |                      |              |  |          |
|                            | Not Started                                     |                                     | apb_write_invalid_address_test<br>Arbitration Test Cases: Slave_0 and Slave_1   |  |   |                                   |  | Not Assigned                 |                      |              |  |          |
|                            | 5 Not Started                                   | -                                   | apb_simultaneous_address_access_test  |  | Access Slave 0<br>and 1                 | Temporal<br>access                | Trying if interleaving<br>can happen   | Not Assigned                 | 1                    |              | 1  | -        |
|                            | 6 Not Started                                   |                                     | apb_slave_access_alternating_test   |  | Txns to<br>same/different               |                                   | can happen   | Not Assigned                 | 1                    |              | 1  | _        |
| ‡2                         | Not Started Assertion                           | Plan                                | apb_back_to_back_access_test  |  | slaves                                  | _                                 |  | Not Assigned                 |                      |              |  |          |
|                            |   |                                     |   |  |   |                                   | Needs 2 Assertions,<br>for Slave_0 and   |                              |                      |              |  |          |
|                            | Not Started<br>2 Not Started                    |                                     | A1-check for presetn, pael is in known state only.  A2-Assert pudata when pael &\$ punits is high.  A3-Penable becomes deasserted in next clock-<br>cycle when presdy is high.  A4-penable has to assert one clock cycle delay<br>when paeled goes high.  A5-when penable & pael and punits—1151; |  |   |                                   | for Slave_0 and  | Not Assigned<br>Not Assigned |                      |              |  |          |
|                            | 3 Not Started                                   |                                     | A3:- Penable becomes deasserted in rext clock<br>cycle when pready is high  |  |   |                                   |  | Not Assigned                 |                      |              |  |          |
|                            | 4 Not Started                                   | -                                   | A4:-peracise has to assert one cook cycle delay<br>when passicit goes high<br>A5:-when penable & pael and purite==1'b1;<br>asserted pwdata is valid or not we have to check,  |  | 1                                       |                                   | Indicates Valid signal<br>for data via punite  | Not Assigned<br>Not Assigned | 1                    |              | +  |          |
|                            | 5 Not Started<br>6 Not Started<br>7 Not Started |                                     | asserted pwdata is valid or not we have to check,<br>A5: ofceady==0: Hold Penable==1 && Pael==1:  |  |   |                                   | our data via punte   | Not Assigned Not Assigned    |                      |              |  |          |
|                            | 8 Not Started                                   |                                     | A7: Select Slave 0 for Txn Slave 1 is in IDLE A8: Select Slave 1 for Txn Slave 0 is in IDLE A9: PErable ==0 and PSel ==0 ALways returns IDLE  |  |   |                                   |  | Not Assigned<br>Not Assigned |                      |              | +  |          |
|                            | Not Started                                     |                                     | IDLE  |  |   |                                   |  | Not Assigned                 | Tool:                |              |  |          |
|                            |   |                                     |   |  |   |                                   |  |                              | Synopsys<br>Verdi/Qu |              |  |          |
| #3                         | Coverage  | Plan                                |   |  |   |                                   |  |                              | Verdi/Qu<br>estaSim  |              |  |          |
|                            | Status  |                                     | Covergroups   | Description  | #VALUE                                  | Signal Name                       | Bit Size to be<br>Covered  | 0%<br>This is an example     | Direction            | Comments     | Owner<br>Not Assigned                        |          |
|                            | 1 Not Started                                   |                                     | c1:-cover point bins for purite (1,0)   |  |   |                                   |  | o con to an example          | s.                   |              | Not Assigned                                 |          |
|                            | 2 Not Started<br>3 Not Started<br>4 Not Started |                                     | c2-cover point bins for pseaddr [Both Slaves]<br>c3-cover point bins for pseads   |  |   |                                   |  | 0                            | S.                   |              | Not Assigned<br>Not Assigned<br>Not Assigned |          |
|                            | 4 Not Started<br>5 Not Started                  |                                     | c4:-cover point bins for prdata<br>c5-cover point bins for penable(1,0)   |  |   |                                   |  | 0                            | s .                  | _            | Not Assigned<br>Not Assigned                 |          |
|                            | 6 Not Started<br>7 Not Started                  | Low                                 | c6:-cover point bins for pready(1,0)<br>c7:-cross cover for pwrite =1 x paddr   |  |   |                                   |  | 0                            | s.                   |              | Not Assigned<br>Not Assigned                 |          |
|                            | 8 Not Started<br>9 Not Started                  | Low                                 | c8:-cross cover for pwrite =0 x paddr<br>c9,c10,c11: FSM States TO be covered   |  |   |                                   |  | 0                            | s.                   |              | Not Assigned<br>Not Assigned                 |          |
|                            |   |                                     |   |  |   |                                   |  |                              |                      |              |  |          |
|                            |   |                                     |   |  |   |                                   |  |                              |                      |              |  |          |
|                            |   |                                     |   |  |   |                                   |  |                              |                      |              |  |          |
|                            |   |                                     |   |  |   |                                   |  |                              |                      |              |  |          |



| # No | Task                          | <ul><li>Owner</li></ul> | <ul><li>Status</li></ul>   | Description   | ∰ ETA  |           |
|------|-------------------------------|-------------------------|----------------------------|---|--|-----------|
| 1    | APB Spec Readup               | All                     | Done                       | Go through the APB Spec and discuss                           | 2/18/2025  | 2/18/2025 |
| 2    | APB-Test Planning             | All                     | Done                       | Start test plan   | 2/19/2025  | 2/20/2025 |
| 3    | DUT- Diagram                  | Rishabh                 | Done                       |   | 2/19/2025  | 2/19/2025 |
| 4    | List Top Signals              | Harsha                  | Done                       |   | 2/19/2025  | 2/19/2025 |
| 5    |                               | Aman Kumar              |                            |   | 2, 1, 222  | 2/19/2025 |
| 6    |                               | <b>_</b>                | Done                       |   | 0.40.0005  |           |
|      | Identify Address Mapping      | Rishabh                 | Done                       |   | 2/19/2025  | 2/19/2025 |
| 7    | Identify Test Cases           | Rishabh, Harsha         | Done                       |   | 2/20/2025  | 2/20/2025 |
| 8    | Identify SVA's                | Rishabh, Harsha         | Done                       |   | 2/20/2025  | 2/20/2025 |
| 9    | Identify Coverage             | Rishabh, Harsha         | Done                       |   | 2/20/2025  | 2/20/2025 |
| 10   | UVM Test Bench Architecture   | Anindita                | In Progress                |   |  | 2/20/2025 |
| 11   | Directory Structure           | Rishabh                 | Done                       |   | 2/20/2025  | 2/20/2025 |
| 12   | Setup Git Repository          | Rishabh                 | <del> </del>               |   | 2/25/2025  | 2/19/2025 |
| 12   | on nepository                 |                         | In Progress                | Custom to given DUT on a                                      | 2, 23, 2023                                      | 2,13,2323 |
| 13   | Create a 2 Slave FSM for DUT  | Aman Kumar              |                            | Custom to given DUT, as a<br>learning curve, create a 2 Slave | 2/25/2025  | 2/25/2025 |
|      |                               |                         | Done                       | FSM, Refer to top signals and DUT<br>diagram                  |  |           |
| 14   | Test Bench Development        | All                     | In Progress                |   |  | 2/25/2025 |
|      | Test Bench File Structure and | <u> </u>                | in Progress                |   |  |           |
| 15   | ENV                           | Rishabh                 | In Progress                |   |  | 2/25/2025 |
| 16   | Environment Bringup           | Harsha, Rishabh         |                            | Have skeletal code ready and<br>empty compile free for Questa |  | 2/25/2025 |
|      | 3.0                           | ,                       | Not Started                | Sim   |  |           |
| 17   |                               |                         |                            |   |  | i         |
|      |                               |                         |                            |   |  |           |
|      |                               |                         |                            |   |  |           |
|      |                               |                         |                            |   |  |           |
|      | Skeleton ONLY                 |                         |                            |   |  |           |
| )    | File Name                     | Owner                   | Status                     | ETA   | Notes  | <b></b>   |
| 2    | apb_top.svh                   | Rishabh<br>Rishabh      | In Progress<br>Not Started | 2/25/2025<br>2/25/2025  |  | <b> </b>  |
| 3    |                               | Rishabh                 | Not Started                | 2/25/2025   | <del>                                     </del> | i .       |
| 4    |                               | Rishabh                 | Not Started                | 2/25/2025   |  | 1         |
| 5    | apb_agent_a1.sv               | Harsha                  | Not Started                | 2/25/2025   |  | 1         |
| 6    | apb_agent_a2.sv               | Aman Kumar              | Not Started                | 2/25/2025   |  | l         |
| 7    |                               | Harsha                  | Not Started                | 2/25/2025   |  | <b></b>   |
| 8    |                               | Harsha<br>Harsha        | Not Started<br>Not Started | 2/25/2025<br>2/25/2025  |  | <b> </b>  |
| 10   |                               | Aman Kumar              | Not Started<br>Not Started | 2/25/2025   |  | 1         |
| 11   |                               | Aman Kumar              | Not Started                | 2/25/2025   |  | 1         |
| 12   |                               | Aman Kumar              | Not Started                | 2/25/2025   |  | i         |
| 13   |                               | Aman Kumar              | Not Started                | 2/25/2025   |  | l         |
| 14   |                               | Anindita                | Not Started                | 2/25/2025   |  | <b></b>   |
| 15   |                               | Anindita<br>Anindita    | Not Started<br>Not Started | 2/25/2025<br>2/25/2025  |  | <b>.</b>  |
| 17   |                               | Anindita                | Not Started                | 2/25/2025   |  | 1         |
|      | apb_interface.sv              | Anindita                | Not Started                | 2/25/2025   |  | 1         |
| 19   |                               | All                     | Not Started                | 2/25/2025   |  | i         |
|      | apb_dut_master.sv             | All                     | Not Started                | 0.05.0005   | optional, based on DUT                           | 1         |