


1 DUT Diagram




2 RTL-Signals

No.	Signal Name	Direction	
1	pclk	Input	TOP_in
2	presetn	Input	TOP_in
3	psel_0, psel_1	Output	
4	paddr[31:0]	Input	TOP_in
5	pwdata [31:0]	Input	TOP_in
6	pwrite	Input	TOP_in
7	penable	Input	
8	prdata [31:0]	Output	TOP_in
9	pready	Output	
10	pslaveerror	Output	
11	Transfer	Input	TOP_in


Note: Slave_0 and Slave_1 have their own control signals as indicated in DUT Diagram

3 Address Mapping to APB-Slaves

No	Address	Map To	pAddr[MSB]/ pAddr [7]	PSelx
1	pAddr can Range from [0 to 127]	APB-Slave_0	pAddr[8] == 1'b0;	PSel0
2	pAddr can Range from [128 to 255]	APB-Slave_1	pAddr[8] == 1'b1;	PSel1
Total: 256 Addresses				



4 Master- 2x Slave FSM



PROJECT TITLE	Verification Of APB- Protocol
PROJECT MANAGER	Priya Ananthkrishnan, Meenal Panasse
PROJECT TEAM	Ansan Kumar Gautam, Anindita Mukherjee, Archana Gunasekhar, Harsha Vardhan Reddy, Rishabh S

Summary on APB Protocol

<ol style="list-style-type: none"> 1. APB stands for Advanced Peripheral Bus 2. APB was developed by ARM (Advanced RISC Machines) 3. It is low bandwidth and low performance bus. 4. It is used for Parallel bus operation. 5. We are using 2 slave design of the APB. 6. Master Generates APB Transactions(Wr/Rd requests) 7. Slave Responds to requests based on address mapping 	
---	--

1 PCLK	Clock signal used for Synchronization in APB
2 PRESET	Indicates the readiness of Peripheral Devices. An active low signal
3 PSEL	Select Signal to choose the target slave. We have 1 for each slave
4 PENABLE	Indicates the active state of the transfer. It is an active high signal
5 PWRITE	Indicates the Data Transfer direction
6 PADDR	Specifying the peripheral address
7 PWDATA	Write Data
8 PRDATA	Read Data
9 PREADY	Input signal from the slave. Indicates the readiness of slave for Data Transfer
10 PSLVERR	Indicates transfer failure by the slave

APB is used to provide interface with the components requiring lower bandwidth like the peripheral devices such as UART, Keypad, Timer and PIO (Peripheral Input Output).

[illegible]

UVM TB Architecture		
Tool used for TB architecture	https://apo.diagrams.net/	
<p>The diagram illustrates the UVM Testbench Architecture. It shows a hierarchy starting with a TEST component at the top, which connects to an ENV (Environment) component. The ENV contains several key elements: an A1 ACTIVE AGENT, a DRIVER, a SEQUENCE, and a REFERENCE ITEM. The A1 ACTIVE AGENT connects to the DRIVER, which in turn connects to the SEQUENCE. The SEQUENCE connects to the REFERENCE ITEM. The DRIVER also connects to an A2 PASSIVE AGENT, which connects to a MONITOR. The MONITOR connects to an ENVIRONMENT MONITOR, which then connects to the DUT (Device Under Test). The DUT outputs data to the ENVIRONMENT MONITOR, which then feeds into the SCOREBOARD SB. The SCOREBOARD SB compares expected data from the TEST component with actual data from the ENVIRONMENT MONITOR. The SCOREBOARD SB also outputs coverage information to the ENVIRONMENT MONITOR. The ENVIRONMENT MONITOR also outputs assertions to the ENVIRONMENT MONITOR. The ENVIRONMENT MONITOR also outputs assertions to the ENVIRONMENT MONITOR.</p> <p>scoreboard should get expected data from output monitor which belongs to master active agent and actual data from input monitor which is belongs to passive agent, Passive agent is sampled the signal which is coming from interface of slave dut. comparison will</p>		
Feedback:	Passive Agent- Monitor Active Agent with DRV MON SEQFA1	A2
Changes to be made:	<ol style="list-style-type: none"> ENV to have both Agents Where is the SEQ?-- We need Seq_Item--> Seq--> Segr Please indicate TML ports for connections made inside Agent 	
Notes:		
Priya Mentions:	<ol style="list-style-type: none"> If Slave design has error, both slaves reflect the error. Remove and test wrt VIP Loop back with write and read mechanism Replace a slave and connect to master we verify the master 	

File Structure	
uvvm_apb_tb/ ├── tb_top.vv	// Top-level testbench
└── rtl/ // RTL Design Files	
apb_master.vv	
apb_slave.vv	
apb_bus.vv	
apb_defines.vv	
└── tb/ // Testbench Files	
uvvm_pkg.vv	// UVM Package (includes all TB files)
└── interface/ // APB Interfaces	
apb_if.vv	// APB signal interface
└── seq_lib/ // Sequence Library	
apb_base_seq.vv	// Base Sequence
apb_write_seq.vv	// Write Transaction Sequence
apb_read_seq.vv	// Read Transaction Sequence
apb_error_seq.vv	// Error Handling Sequence
└── agent/ // Master & Slave Agents	
apb_master_agent.vv	// APB Master Agent
apb_master_driver.vv	// APB Master Driver
apb_master_monitor.vv	// APB Master Monitor
apb_master_sequencer.vv	// APB Master Sequencer
apb_slave_agent.vv	// APB Slave Agent (Common for all slaves)
apb_slave_driver.vv	// APB Slave Driver
apb_slave_monitor.vv	// APB Slave Monitor
apb_slave_sequencer.vv	// APB Slave Sequencer
└── env/ // Test Environment	
apb_scoreboard.vv	// Scoreboard (Comparison of expected vs actual)
apb_coverage.vv	// Coverage Collection
apb_env.vv	// Environment (connects components)
└── tests/ // Testcases	
apb_base_test.vv	// Base Test (common setup)
apb_write_test.vv	// Write Transaction Test
apb_read_test.vv	// Read Transaction Test
apb_burst_test.vv	// Burst Test
apb_reset_test.vv	// Reset During Transaction Test
apb_arbitration_test.vv	// Arbitration and Multi-Slave Test
apb_error_test.vv	// Error Handling Test
└── sim/ // Simulation Scripts if needed	
Makefile	

```

File Structure

uvm_apb_tb/
├── tb_top.sv           // Top-level testbench

├── rtl/                // RTL Design Files
│   ├── apb_master.sv
│   ├── apb_slave.sv
│   ├── apb_bus.sv
│   └── apb_defines.sv

├── tb/                 // Testbench Files
│   ├── uvm_pkg.sv     // UVM Package (Includes all TB files)
│   ├── interface/     // APB Interfaces
│   │   └── apb_if.sv  // APB signal interface
│   ├── seq_lib/        // Sequence Library
│   │   ├── apb_base_seq.sv // Base Sequence
│   │   ├── apb_write_seq.sv // Write Transaction Sequence
│   │   └── apb_read_seq.sv // Read Transaction Sequence
│   ├── apb_error_seq.sv // Error Handling Sequence
│   └── agent/          // Master & Slave Agents
│       ├── apb_master_agent.sv // APB Master Agent
│       ├── apb_master_driver.sv // APB Master Driver
│       ├── apb_master_monitor.sv // APB Master Monitor
│       ├── apb_master_sequencer.sv // APB Master Sequencer
│       ├── apb_slave_agent.sv // APB Slave Agent (Common for all slaves)
│       ├── apb_slave_driver.sv // APB Slave Driver
│       ├── apb_slave_monitor.sv // APB Slave Monitor
│       └── apb_slave_sequencer.sv // APB Slave Sequencer


├── env/                // Test Environment
│   ├── apb_scoreboard.sv // Scoreboard (Comparison of expected vs actual)
│   ├── apb_coverage.sv // Coverage Collection
│   └── apb_env.sv // Environment (connects components)

├── tests/              // Testcases
│   ├── apb_base_test.sv // Base Test (common setup)
│   ├── apb_write_test.sv // Write Transaction Test
│   ├── apb_read_test.sv // Read Transaction Test
│   ├── apb_burst_test.sv // Burst Test
│   ├── apb_reset_test.sv // Reset During Transaction Test
│   ├── apb_arbitration_test.sv // Arbitration and Multi-Slave Test
│   └── apb_error_test.sv // Error Handling Test

├── sim/                // Simulation Scripts if needed
└── -----Makefile

```

Tool used for TB architecture	https://app.diagrams.net/
-------------------------------	---



Feedback:	Passive Agent- Monitor	A2
	Active Agent with DRV MON SEQFA1	

Changes to be made:			
	1. ENV to have both Agents		
	2. Where is the SEQR?-- We need Seq_item--> Seq--> Seqr		
	3. Please indicate TML ports for connections made inside Agent		

Notes:					
Priya Mentions:					
	1	If Slave design has error, both slaves reflect the error. Remove and test wrt VIP			
	2	Loop back with write and read mechanism			
	3	Replace a slave and connect to master we verify the master			

```

|-- vmm_apb_tb/
|-- tb_top.sv          // Top-level testbench

|-- rtl/                // RTL Design Files
|-- apb_master.sv
|-- apb_slave.sv
|-- apb_bus.sv
|-- apb_defines.sv

|-- tb/                // Testbench Files
|-- uvm_pkg.sv          // UVM Package (Includes all TB files)

|-- interface/          // APB Interfaces
|-- apb_if.sv           // APB signal interface

|-- seq_lib/            // Sequence Library
|-- apb_base_seq.sv     // Base Sequence
|-- apb_write_seq.sv    // Write Transaction Sequence
|-- apb_read_seq.sv     // Read Transaction Sequence

|-- apb_error_seq.sv    // Error Handling Sequence

|-- agent/              // Master & Slave Agents
|-- apb_master_agent.sv // APB Master Agent
|-- apb_master_driver.sv // APB Master Driver
|-- apb_master_monitor.sv // APB Master Monitor
|-- apb_master_sequencer.sv // APB Master Sequencer
|-- apb_slave_agent.sv  // APB Slave Agent (Common for all slaves)
|-- apb_slave_driver.sv // APB Slave Driver
|-- apb_slave_monitor.sv // APB Slave Monitor
|-- apb_slave_sequencer.sv // APB Slave Sequencer

|-- env/                // Test Environment
|-- apb_scoreboard.sv   // Scoreboard (Comparison of expected vs actual)
|-- apb_coverage.sv     // Coverage Collection
|-- apb_env.sv           // Environment (connects components)

|-- tests/              // Testcases
|-- apb_base_test.sv    // Base Test (common setup)
|-- apb_write_test.sv   // Write Transaction Test
|-- apb_read_test.sv    // Read Transaction Test
|-- apb_burst_test.sv   // Burst Test
|-- apb_reset_test.sv   // Reset During Transaction Test
|-- apb_arbitration_test.sv // Arbitration and Multi-Slave Test
|-- apb_error_test.sv   // Error Handling Test

|-- sim/                // Simulation Scripts (if needed)
-----Makefile

```

#	No	Task	Owner	Status	Description	ETA	Start Date	Status to Meenal
	1	APB Spec Readup	All	Done	Go through the APB Spec and discuss	2/18/2025	2/18/2025	No
	2	APB-Test Planning	All	Done	Start test plan	2/19/2025	2/20/2025	1
	3	DUT Diagram	Rishabh	Done		2/19/2025	2/19/2025	2
	4	List Top Signals	Harsha	Done		2/19/2025	2/19/2025	3
	5	Summary of APB	Aman Kumar	Done			2/19/2025	4
	6	Identify Address Mapping	Rishabh	Done		2/19/2025	2/19/2025	5
	7	Identify Test Cases	Rishabh, Harsha	Done		2/20/2025	2/20/2025	6
	8	Identify SVAs	Rishabh, Harsha	Done		2/20/2025	2/20/2025	7
	9	Identify Coverage	Rishabh, Harsha	Done		2/20/2025	2/20/2025	8
	10	UVM Test Bench Architecture	Anindita	In Progress			2/20/2025	9
	11	Directory Structure	Rishabh	Done		2/20/2025	2/20/2025	10
	12	Setup Git Repository	Rishabh	In Progress		2/25/2025	2/19/2025	
	13	Create a 2 Slave FSM for DUT	Aman Kumar	Done	Custom to given DUT, as a learning curve, create a 2 Slave FSM. Refer to top signals and DUT diagram	2/25/2025	2/25/2025	
	14	Test Bench Development	All	In Progress			2/25/2025	
	15	Test Bench File Structure and ENV	Rishabh	In Progress			2/25/2025	
	16	Environment Bringup	Harsha, Rishabh	Not Started	Have skeletal code ready and empty compile free for Questa Sim		2/25/2025	
	17							