# iitRACE: A Memory Efficient Engine for Fast Incremental Timing Analysis and Clock Pessimism Removal

Chaitanya Peddawad, Aman Goel, Dheeraj B, Nitin Chandrachoodan



Department of Electrical Engineering Indian Institute of Technology Madras, India

2015 IEEE/ACM International Conference on Computer Aided Design


## Outline

- Recap
  - Introduction: STA, Incremental Timing and CPPR
  - Problem Formulation
- 2 Algorithm
  - Incremental Timing: Identifying Incremental Cones and Resolving Dependencies
  - Block-based topologically guided CPPR and Path Extraction Using Dynamic Path Reduction
- Second Second
  - Accuracy and Memory Efficiency
  - Test Coverage and Pin Coverage
  - Challenges & Improvements
- 4 Conclusion

## Introduction

#### STA, Incremental Timing, CPPR

- Faster turnaround time for timing analysis in presence of design changes
- Clock network as a source of pessimism: Need to update pessimism-free timing information (CPPR) incrementally







Figure: Example for CPPR and incremental changes to the design

#### Introduction

Problem Formulation

Given a circuit in standard file formats (.v , .lib , .spef , .timing)
The task is to perform incremental changes to the circuit (specified in .ops) and perform timing analysis & CPPR in the *affected regions* using least time and resources

#### Flow Chart



Incremental Timing: Identifying Incremental Cones and Resolving Dependencies

#### **Cone-end Points**

Every cone in the circuit can be associated with a unique primary output or flip-flop input pin, henceforth referred to as *Cone-end point (CEP)* 




Figure: Cone-end Points: out1, FF3:D

Incremental Timing: Identifying Incremental Cones and Resolving Dependencies

#### **Identifying Incremental CEPs**




Figure: Adding a gate to the circuit

Incremental Timing: Identifying Incremental Cones and Resolving Dependencies

## **Identifying Incremental CEPs**




Figure: Adding a gate to the circuit: Disconnect net from u4:z

Incremental Timing: Identifying Incremental Cones and Resolving Dependencies

#### **Identifying Incremental CEPs**




Figure: Adding a gate to the circuit: insert u6

Incremental Timing: Identifying Incremental Cones and Resolving Dependencies

## **Identifying Incremental Nets**




Figure: Adding a gate to the circuit: insert net 3 & connect net 3 to u4:z

Incremental Timing: Identifying Incremental Cones and Resolving Dependencies

## **Identifying Incremental Nets**

- A net and associated timing information at its i/o pins may be dependent on the parameters of another incremental net
- Updating the values is only possible once we resolve the dependencies between incremental nets




Figure: Incremental Nets

Incremental Timing: Identifying Incremental Cones and Resolving Dependencies

## **Resolving Dependencies**

- Find a set of incrementally affected & independent nets: Based on a modified version of Breadth-First Search Algorithm
- Identify net 1 & 2 as independent nets & FF3:D as incremental CEP
- Cone of FF3:D is hence an incremental cone of change (ICC)




Figure: Nets 1, 2, 3: Incremental Nets 1 & 2: Dependencies resolved

Incremental Timing: Incremental AT/RAT/Slack Update

## **Pre-CPPR Timing Propagation in ICC**

- Update AT by single block-based front traversal: start with net 1 & 2
- Update RAT/Slack by back traversal from incremental CEPs (FF3:D)
- Static run (full circuit) vs incremental run (only ICC)




Figure: Timing propagation in ICC

#### Block-based topologically guided CPPR

## Step 1 - Back Traversal

- Block based levelised back traversal from a CEP till a FF or PI
- Concept of criticalAT & criticalRAT
- Setting RAT (pre-CPPR) and criticalRAT at pins encountered and marking the cone




Figure: CPPR Algorithm - Back traversal from FF3:D

#### Block-based topologically guided CPPR

#### Step 1 - Back Traversal

- Block based levelised back traversal from a CEP till a FF or PI
- Concept of criticalAT & criticalRAT
- Setting RAT (pre-CPPR) and criticalRAT at pins encountered and marking the cone




Figure: CPPR Algorithm - Back traversal from FF3:D

#### Block-based topologically guided CPPR

#### Step 2 - Identifying Common Points & Finding Credits

 Identifying common point of data path and clock path for each pair of launching and capturing FFs: cp13, cp23




Figure: CPPR Algorithm - Identifying Common Points

#### Step 2 - Identifying Common Points & Finding Credits

• Credit at a launching FF can be found using eqn -

$$\begin{array}{lcl} \textit{credit}^{\textit{hold}} & = & \textit{at}_{\textit{cp}}^{\textit{L}} - \textit{at}_{\textit{cp}}^{\textit{E}} \\ \textit{credit}^{\textit{setup}} & = & \textit{at}_{\textit{cp}}^{\textit{L}} - \textit{at}_{\textit{cp}}^{\textit{E}} - \left(\textit{at}_{\textit{clk\_src}}^{\textit{L}} - \textit{at}_{\textit{clk\_src}}^{\textit{E}}\right) \end{array}$$




Figure: CPPR Algorithm - Finding Credits

#### Step 3 - Updating fakeAT

fakeAT: Adjust AT values to carry credit information at a pin

$$fake_{-}at_{FF:Q}^{L(E)} = at_{FF:Q}^{L(E)} \mp credit^{L(E)}$$




Figure: CPPR Algorithm - Setting fakeAT at output of launching FFs

#### Block-based topologically guided CPPR

## Step 4 - Front Traversal

- Block-based levelised front traversal within the colored cone
- Propagate fakeAT with setting criticalAT
- fakeAT propagation ensures propagation of worst post-CPPR slack




Figure: CPPR Algorithm - Front Traversal

## Step 4.1 - Building NegPinList During Front Traversal

- Find the updated slacks using fakeAT and RAT values
- NegPinList & Global Path Table (GPT): Initially empty !
- Add failing pins to NegPinList

NegPinList		inp1• a z
Pins	Slack	u <sub>2</sub>
u1:a <sup>L</sup>	-33	
u1:b <sup>L</sup>	-25	c z z z z z z z z z z z z z z z z z z
u4:b <sup>L</sup>	-15	buf1 Ck U1 U3 C FF3 CK
		az oout1
		clk a cp23 az buf2 buf3
		CDDD Almonishum Dovilalium Nambiralias

Figure: CPPR Algorithm - Building NegPinList

## Step 4.1 - Building NegPinList During Front Traversal

- Find the updated slacks using fakeAT and RAT values
- NegPinList & Global Path Table (GPT): Initially empty!
- Add failing pins to NegPinList

NegPinList					
Pins	Slack				
u1:a <sup>L</sup>	-33				
u1:b <sup>L</sup>	-25				
u4:b <sup>L</sup>	-15				
u2:b <sup>L</sup>	-28				
u2:a <sup>E</sup>	-13				
u3:a <sup>L</sup>	-23				
u4:a <sup>L</sup>	-33				
u5:a <sup>L</sup>	-28				
u5:a <sup>E</sup>	-13				
u5:b <sup>L</sup>	-23				
u5:c <sup>L</sup>	-33				
FF3:D <sup>L</sup>	-33				
FF3:D <sup>E</sup>	-13				






Figure: CPPR Algorithm - Building NegPinList

#### Path Extraction from NegPinList of a cone




Step	Path	NegPinList			
		FF3:D <sup>L</sup> , u5:c <sup>L</sup> , u4:a <sup>L</sup> , u1:a <sup>L</sup> , u5:a <sup>L</sup> , u2:b <sup>L</sup> , u1:b <sup>L</sup> ,			
0	_	u5:b <sup>L</sup> , u3:a <sup>L</sup> , u4:b <sup>L</sup> , FF3:D <sup>E</sup> , u5:a <sup>E</sup> , u2:a <sup>E</sup>			

#### Path Extraction from NegPinList of a cone




Step	Path	NegPinList			
		<b>FF3:D</b> <sup><math>L</math></sup> , <b>u5:c</b> <sup><math>L</math></sup> , <b>u4:a</b> <sup><math>L</math></sup> , <b>u1:a</b> <sup><math>L</math></sup> , u5:a <sup><math>L</math></sup> , u2:b <sup><math>L</math></sup> , u1:b $L$ ,			
1	$P_1$	u5:b <sup>L</sup> , u3:a <sup>L</sup> , u4:b <sup>L</sup> , FF3:D <sup>E</sup> , u5:a <sup>E</sup> , u2:a <sup>E</sup>			

#### Path Extraction from NegPinList of a cone




	Step	Path	NegPinList			
ĺ			<b>FF3:D</b> <sup><math>L</math></sup> , <b>u5:c</b> <sup><math>L</math></sup> , <b>u4:a</b> <sup><math>L</math></sup> , <b>u1:a</b> <sup><math>L</math></sup> , <b>u5:a</b> <sup><math>L</math></sup> , <b>u2:b</b> $L$ , <b>u1:b</b> $L$ ,			
	2	$P_2$	u5:b $^{L}$ , u3:a $^{L}$ , u4:b $^{L}$ , FF3:D $^{E}$ , u5:a $^{E}$ , u2:a $^{E}$			

#### Path Extraction from NegPinList of a cone




Step	Path	NegPinList			
		FF3:D <sup>L</sup> , u5:c <sup>L</sup> , u4:a <sup>L</sup> , u1:a <sup>L</sup> , u5:a <sup>L</sup> , u2:b <sup>L</sup> , u1:b <sup>L</sup> ,			
3	P <sub>3</sub>	u5:b <sup>L</sup> , u3:a <sup>L</sup> , u4:b <sup>L</sup> , FF3:D <sup>E</sup> , u5:a <sup>E</sup> , u2:a <sup>E</sup>			

#### Path Extraction from NegPinList of a cone




Step	Path	NegPinList		
		FF3:D <sup>L</sup> , u5:c <sup>L</sup> , u4:a <sup>L</sup> , u1:a <sup>L</sup> , u5:a <sup>L</sup> , u2:b <sup>L</sup> , u1:b <sup>L</sup> ,		
4	$P_4$	$\mathbf{u5:b}^L$ , $\mathbf{u3:a}^L$ , $\mathbf{u4:b}^L$ , FF3:D <sup>E</sup> , $\mathbf{u5:a}^E$ , $\mathbf{u2:a}^E$		

#### Path Extraction from NegPinList of a cone



Step	Path	NegPinList			
		FF3:D <sup>L</sup> , u5:c <sup>L</sup> , u4:a <sup>L</sup> , u1:a <sup>L</sup> , u5:a <sup>L</sup> , u2:b <sup>L</sup> , u1:b <sup>L</sup> ,			
5	P <sub>5</sub>	$\mathbf{u5:b}^L$ , $\mathbf{u3:a}^L$ , $\mathbf{u4:b}^L$ , FF3:D <sup>E</sup> , $\mathbf{u5:a}^E$ , $\mathbf{u2:a}^E$			

#### Path Extraction from NegPinList of a cone



Step	Path	NegPinList			
		FF3:D <sup>L</sup> , u5:c <sup>L</sup> , u4:a <sup>L</sup> , u1:a <sup>L</sup> , u5:a <sup>L</sup> , u2:b <sup>L</sup> , u1:b <sup>L</sup> ,			
6	$P_6$	u5:b <sup>L</sup> , u3:a <sup>L</sup> , u4:b <sup>L</sup> , FF3:D <sup>E</sup> , u5:a <sup>E</sup> , u2:a <sup>E</sup>			

#### Path Extraction from NegPinList of a cone

## **Paths Skipped**

ſ	Name	Slack	Mode	Path	
Î				$FF2:Q \rightarrow u1:b \rightarrow u1:z \rightarrow u2:b -$	
	P <sub>7</sub>	-20	L	u2:z $\rightarrow$ u5:a $\rightarrow$ u5:z $\rightarrow$ FF3:D	
Î				$FF2:Q \rightarrow u1:b \rightarrow u1:z \rightarrow u3:a \rightarrow$	
	P <sub>8</sub>	-15	L	$u3:z \rightarrow u5:b \rightarrow u5:z \rightarrow FF3:D$	




Figure: Path Extraction - Paths skipped

Path Extraction from NegPinList of a cone

#### Paths Extraction: Redundant Paths

- None of the pins in path P7 (or P8) have P7 (P8) as worst path through them in the cone under consideration
- It is highly probable that correcting only the reported paths (P1 to P6) would correct the skipped paths (P7 and P8) as well




Figure: Path Extraction - Paths skipped

Path Extraction from NegPinList of a cone

#### Paths Extraction: Redundant Paths

Most importantly, our proposed algorithm ensures that for every path that is reported, this path is the most critical for some pin in the path, for some logic cone in the circuit. This is not ensured by regular algorithms that report the N worst paths in a circuit, due to which such algorithms typically report many paths that are in some sense redundant




Figure: Path Extraction - Paths skipped

Accuracy and Memory Efficiency

## TAU Results: Comparison of iitRACE With Other Academic Timers

Average value accuracy 99% with the least memory requirement!

(Average 2X lower than the first place timer)




Figure: Memory Usage Comparison

- Memory peaks: corner cases
- On the fly interconnect delay computation
- Pin slack, criticalAT, criticalRAT as the only implicit representation of path

Test Coverage

## Coverage

- A measure of the number of unique CEPs among the pins in the set of worst paths
- Higher coverage: Our algorithm typically captures a much larger number of such CEPs than the actual N worst paths in the circuit
- Beneficial in identifying all the failing cones

Test Coverage




Figure: Test coverage comparison against actual top N worst paths

• Higher coverage of pins: aid to identify critical regions

Post-contest Improvements in Performance Without Compromising the Accuracy

#### Post-Contest Speed-up: 10X!

	MMI	R (GB)	CPU (s)	
Benchmark	С	Post-C	С	Post-C
b19	3.02	3.33	426	132
cordic	0.87	0.84	60	31
des_perf	4.19	1.74	189	94
edit_dist	1.98	2.16	562	84
fft	2.38	0.63	44	26
leon2	9.92	12.4	13800	582
leon3mp	8.20	10.17	4920	463
mgc_edit_dist	1.82	2.14	566	79
mgc_matrix_mult	2.01	2.37	239	82
netcard	9.33	11.6	3800	516
tau_cordic_core	0.27	0.21	8	7
tau_crc32d16N	0.11	0.11	1	1
tau_softusb_navre	0.19	0.2	13	7
tau_tip_master	0.63	0.65	39	18
vga_lcd_1	13.22	2.76	742	409
vga_lcd_2	1.54	1.76	243	64
Total	59.68	53.07	25680	2590

MMR: Maximum Memory Requirement, CPU: Runtime (s)

- Resolved the memory peaks: corner cases
- Cut-off technique: search space reduction
- Algorithmic optimization: sparse table implementation for finding lowest common ancestor (common point), improvement in incremental circuit connection
- Multithreading: parallel processing of the cones

## Conclusion

- Proposed a novel memory efficient incremental timing analysis technique with block-based CPPR framework
- The approach is rooted from a highly practical perspective, in which we accurately report only non-redundant critical paths
- Significantly higher coverage of cone-end points corresponding to critical paths than regular algorithms for worst path reporting. This can be used by the designers as an additional aid to identify critical areas in the circuit from a path correction perspective
- Future extensions: static/incremental statistical timing analysis

## Acknowledgements

- TAU 2015 Contest Organizers
  - Jin Hu, IBM Corp.
  - Greg Schaeffer, IBM Corp.
  - Vibhor Garg, Cadence
- We would also like to thank the authors of UI-Timer 2.0 and iTimerC
   2.0 for sharing their timer binaries of TAU 2015 Contest