

# AMAN GOEL

*Ph.D. Candidate, Computer Science & Engineering, University of Michigan*

---

## BASIC INFORMATION

4<sup>th</sup> Year Ph.D. Candidate (adviser: Prof. [Karem Sakallah](#))  
Formal Methods & Automated Reasoning Group, CSE  
University of Michigan, Ann Arbor, USA

[amangoel@umich.edu](mailto:amangoel@umich.edu)  
+1 (734) 881-0674  
[aman-goel.github.io](https://github.com/aman-goel)



## RESEARCH INTERESTS

My research interests include exploring reliability & security of complex systems, and developing automated reasoning algorithms for ensuring system correctness. I also have a developing interest in distributed systems, data structures & algorithms, programming languages, machine learning and web systems. My current work focuses on automatic verification of distributed systems.

## EDUCATION

**University of Michigan**, Ann Arbor, USA  
*Ph.D. student, Computer Science & Engineering*  
Grade Point Average: **3.96/4**

*Aug 2016 - Present*

**IIT Madras**, India  
*Bachelor of Technology*, Electrical Engineering  
*Master of Technology*, Microelectronics & VLSI  
- Grade Point Average: **9.23/10**  
- Minor: Industrial Engineering (GPA: 9.33/10)

*July 2011 - May 2016*  
*Silver Medalist*

## RECENT RESEARCH EXPERIENCE

### **Developer of *I4***

*Aug 2018 - Present*

*I4* is a tool for automatic, push-button verification of distributed systems  
- Performs automated correctness checking and bug-hunting for distributed systems  
- Uses formal methods and symmetry to simplify and automate verification tasks  
- Uses state-of-the-art SMT solvers ([Z3](#), [Yices 2](#)) to derive proof guarantees or to compute counterexample traces

### **Developer of *AVR***

*Sep 2016 - Present*

*AVR* is a tool for automatic verification of state-transition systems  
- Successfully applied on hardware and software systems  
- Uses SMT solvers to perform word-level formal verification  
- Uses data abstraction for scaling unbounded property verification  
- Won 1<sup>st</sup> place in the BV track and 2<sup>nd</sup> place in the ABV track at the prestigious Hardware Model Checking Competition ([HWMCC](#)) 2019

### **Contributor to Open-source Tools**

*Sep 2016 - Present*

[Yices 2](#) - a state-of-the-art SMT solver  
[Yosys](#) - an open-source framework for design synthesis

### **Contributor to Commercial Tools**

*Summer 2019 @ Haifa, Israel*






[JasperGold](#)  
- A state-of-the-art formal verification platform from [Cadence](#)  
- Developed word-level verification engines for JasperGold  
- Worked with Cadence SVG (systems verification group) and developed algorithms for automatically solving hard verification tasks

## RECENT SERVICE

### **CAV AEC**

*2019 - Present*

Invited member of artifact evaluation committee for 32nd International Conference on Computer-Aided Verification (CAV) 2020

SKILLS	<p>Good knowledge of <i>C++</i>, <i>C</i>, <i>Python</i>, <i>Verilog</i>, <i>Shell scripting</i></p> <p>Working knowledge of <i>MATLAB</i>, <i>Java</i>, <i>HTML</i>, <i>LLVM</i></p> <p>Good understanding of <i>SAT</i> / <i>SMT solvers</i></p>		
SELECTED PUBLICATIONS	<p> <i>I4: Incremental Inference of Inductive Invariants for Verification of Distributed Protocols</i>  Ma, Haojun, <b>Aman Goel</b>, Jean-Baptiste Jeannin, Manos Kapritsos, Baris Kasikci, and Karem A. Sakallah. In Proceedings of the 27th Symposium on Operating Systems Principles (<i>SOSP</i>), ACM, 2019.</p> <p> <i>Towards Automatic Inference of Inductive Invariants</i>  Ma, Haojun, <b>Aman Goel</b>, Jean-Baptiste Jeannin, Manos Kapritsos, Baris Kasikci, and Karem A. Sakallah. In Proceedings of the Workshop on Hot Topics in Operating Systems (<i>HotOS</i>), pp. 30-36. ACM, 2019.</p> <p> <i>Model checking of Verilog RTL using IC3 with syntax-guided abstraction</i>  <b>Aman Goel</b>, and Karem Sakallah. In NASA Formal Methods Symposium (<i>NFM</i>), pp. 166-185. Springer, Cham, 2019.</p> <p> <i>Empirical evaluation of IC3-based model checking techniques on Verilog RTL designs</i>  <b>Aman Goel</b>, and Karem Sakallah. In 2019 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (<i>DATE</i>), pp. 618-621. IEEE, 2019.</p> <p> <i>iitRACE: A memory efficient engine for fast incremental timing analysis and clock pessimism removal</i>  Peddawad, Chaitanya, <b>Aman Goel</b>, B. Dheeraj, and Nitin Chandrachoodan. In 2015 IEEE/ACM International Conference on Computer-Aided Design (<i>ICCAD</i>), pp. 903-909. IEEE, 2015.</p>		
HONORS & AWARDS	<ul style="list-style-type: none"> <li>– Runner-up finalist of the <b>CSE Graduate Student Honors Competition</b> 2019 for outstanding PhD research for <i>Push-button Verification using Abstraction and Induction</i></li> <li>– Recipient of Dwight F. Benton fellowship at University of Michigan for 2016-17</li> <li>– Recipient of research travel grant and Israel travel award for 2019</li> <li>– Branch position 2 in Electrical Engineering at IIT Madras (<i>Silver medalist</i>)</li> <li>– Won international 3<sup>rd</sup> place in TAU Contest at <b>ICCAD</b> 2015 for Incremental Timing Analysis</li> <li>– Recipient of <i>best undergraduate research project</i> at Pan IIT Research Expo 2014</li> <li>– Recipient of <i>Electronics for You</i> prize for best academic performance at graduate level</li> <li>– Won <i>National Award</i> for the Empowerment of Persons with Disabilities 2013 for Solar Charger for Hearing Aid Devices</li> </ul>		
SELECTED COURSES	<p><b>University of Michigan</b></p> <ul style="list-style-type: none"> <li>- <i>Advanced Algorithms</i></li> <li>- <i>Advanced Compilers</i></li> <li>- <i>Formal Verification</i></li> <li>- <i>AI Foundations</i></li> <li>- <i>Web Systems</i></li> </ul> <p><b>IIT Madras</b></p> <p>Computer Science:</p> <ul style="list-style-type: none"> <li>- <i>Data Structures &amp; Algorithms</i></li> <li>- <i>Design Verification</i></li> <li>- <i>Computational Engineering</i></li> <li>- <i>Digital Systems Testing</i></li> </ul> <p>Mathematics &amp; Operations Research:</p> <ul style="list-style-type: none"> <li>- <i>Combinatorial Optimization</i></li> <li>- <i>Probability Foundations</i></li> <li>- <i>Fundamentals of Operational Research</i></li> <li>- <i>Decision Modelling</i></li> </ul>		

TEACHING EXPERIENCE	<i>University of Michigan:</i>	
	EECS 281 Data Structures & Algorithms	<i>Aug - Dec 2017 &amp; 2018</i>
	EECS 478 Logic Synthesis & Optimization	<i>Jan - Apr 2018</i>
	EECS 579 Digital System Testing	<i>Aug - Dec 2019</i>
	<i>IIT Madras:</i>	
	EE 5311 Digital IC Design	<i>Aug - Nov 2015</i>
	EE 5332 Mapping Signal Processing Algorithms to DSP Architectures	<i>Jan - May 2016</i>
FORMER ACTIVITIES	– <i>SSFT: Summer School on Formal Techniques</i> <i>Summer 2018 @ Menlo Park, CA</i>	
	Invited participant at Summer School on Formal Techniques 2018 hosted by <a href="#">SRI</a>	
	– <i>MPUC: Compiler for Memristor Arrays</i> <i>Jan - Apr 2017</i>	
	Developed a compiler for coarse-grained architecture of memristor arrays	
	– <i>Radiation Pattern Measurement System for Automotive Radar</i> <i>May - July 2014</i>	
	Wireless Connectivity Solutions, <a href="#">Texas Instruments</a> , India	
	Developed an automatic radar positioning system for radar modules testing	
	– <i>Voice to Text Converter</i> <i>Mar 2013</i>	
	Developed software that converts voice input in a language to text field in other chosen language using available softwares of Google Voice Recognition and Google Translate	
OTHERS	– <i>U-M Mentorship program</i> <i>2016 - Present</i>	
	Encourage and guide undergraduate students towards CS major, programming and graduate studies	
	– Voluntary blood donor	
HOBBIES	Swimming, Water Polo, Skating (ice & roller), Soccer	