






# AMAN GOEL

*Ph.D. Candidate, Computer Science & Engineering, University of Michigan*

---

BASIC INFORMATION	5 <sup>th</sup> Year Ph.D. Candidate (adviser: Prof. <a href="#">Karem Sakallah</a> ) Formal Methods & Automated Reasoning Group, CSE University of Michigan, Ann Arbor, USA	<a href="mailto:amangoel@umich.edu">amangoel@umich.edu</a> +1 (734) 881-0674 <a href="https://github.com/aman-goel">aman-goel.github.io</a>	  
RESEARCH INTERESTS	My research interests include exploring the reliability & security of complex hardware and software systems and developing automated reasoning algorithms for ensuring system correctness. I also have a developing interest in blockchains, smart contracts verification, machine learning, and web systems. My recent work focuses on the automatic verification of distributed systems.		
EDUCATION	<b>University of Michigan</b> , Ann Arbor, USA <i>Ph.D. student, Computer Science &amp; Engineering</i> Grade Point Average: <b>3.96/4</b>	<i>Aug 2016 - Present</i>	
	<b>IIT Madras</b> , India <i>Bachelor of Technology</i> , Electrical Engineering <i>Master of Technology</i> , Microelectronics & VLSI - Grade Point Average: <b>9.23/10</b> - Minor: Industrial Engineering (GPA: 9.33/10)	<i>July 2011 - May 2016</i> <i>Silver Medalist</i>	
RECENT RESEARCH EXPERIENCE	 <b>Developer of AVR</b> AVR is a tool for automatic verification of state-transition systems - Successfully applied on several hardware systems, such as RISC-V cores - Uses SMT solvers ( <a href="#">Z3</a> , <a href="#">Yices</a> , <a href="#">Boolector</a> ) to perform word-level formal verification - Uses data abstraction for scaling unbounded property verification - Won 1 <sup>st</sup> place in the prestigious Hardware Model Checking Competition ( <a href="#">HWMCC</a> ) 2020 with 7 x 🏆, 1 x 🥈, 1 x 🥉 medals	<i>Sep 2016 - Present</i>	
	 <b>Developer of IC3PO</b> IC3PO is a tool for automatic, push-button verification of distributed systems - Performs automated correctness checking and bug-hunting for distributed systems - Uses formal methods and problem structure to simplify and automate verification tasks - Generates quantified inductive invariants with both universal and existential quantifiers	<i>Nov 2019 - Present</i>	
	<b>Contributor to Yices</b> with <a href="#">Bruno Dutertre</a> <a href="#">Yices 2</a> is a state-of-the-art SMT solver from <a href="#">SRI</a> - Worked with the <a href="#">CSL</a> team and developed techniques for quantified SMT solving - Developed MBQI and E-matching techniques with a flavor of <i>reinforcement learning</i>	<i>Summer 2020 @ Menlo Park, CA</i>	
	<b>Contributor to JasperGold</b> with <a href="#">Ziyad Hanna</a> <a href="#">JasperGold</a> is a state-of-the-art formal verification platform from <a href="#">Cadence</a> - Developed word-level verification engines for JasperGold - Worked with Cadence SVG (systems verification group) and developed algorithms for automatically solving hard verification tasks	<i>Summer 2019 @ Haifa, Israel</i>	
RECENT SERVICE	Artifact evaluation committees (AEC) <b>OSDI 2021</b> , <b>VMCAI 2021</b> , <b>OOPSLA 2020</b> , <b>CAV 2020</b>	<i>2019 - Present</i>	
SKILLS	Good knowledge of <i>Python</i> , <i>C++</i> , <i>C</i> , <i>Verilog</i> , <i>Shell scripting</i> Working knowledge of <i>MATLAB</i> , <i>Java</i> , <i>HTML</i> , <i>LLVM</i> Good understanding of <i>SAT / SMT solvers</i>		

*Towards an Automatic Proof of Lamport's Paxos*

**Aman Goel**, and Karem Sakallah. In Formal Methods in Computer-Aided Design (*FMCAD*), 2021.

▶ 📄 *On Symmetry and Quantification: A New Approach to Verify Distributed Protocols*  
**Aman Goel**, and Karem Sakallah. In NASA Formal Methods Symposium (*NFM*), 2021.

📄 *AVR: Abstractly Verifying Reachability*  
**Aman Goel**, and Karem Sakallah. In International Conference on Tools and Algorithms for the Construction and Analysis of Systems (*TACAS*), 2020.

📄 *Model checking of Verilog RTL using IC3 with syntax-guided abstraction*  
**Aman Goel**, and Karem Sakallah. In NASA Formal Methods Symposium (*NFM*), 2019.

📄 *I4: Incremental Inference of Inductive Invariants for Verification of Distributed Protocols*  
Ma, Haojun, **Aman Goel**, Jean-Baptiste Jeannin, Manos Kapritsos, Baris Kasikci, and Karem A. Sakallah. In the 27th Symposium on Operating Systems Principles (*SOSP*), 2019.

📄 *Towards Automatic Inference of Inductive Invariants*  
Ma, Haojun, **Aman Goel**, Jean-Baptiste Jeannin, Manos Kapritsos, Baris Kasikci, and Karem A. Sakallah. In the Workshop on Hot Topics in Operating Systems (*HotOS*), 2019.

📄 *Empirical evaluation of IC3-based model checking techniques on Verilog RTL designs*  
**Aman Goel**, and Karem Sakallah. In 2019 Design, Automation & Test in Europe (*DATE*), 2019.

📄 *iitRACE: A memory efficient engine for fast incremental timing analysis*  
Peddawad, Chaitanya, **Aman Goel**, B. Dheeraj, and Nitin Chandrachoodan. In 2015 IEEE/ACM International Conference on Computer-Aided Design (*ICCAD*), 2015.

HONORS &  
AWARDS

- Recipient of **Rackham Predoctoral Fellowship** 2020-21 for outstanding PhD research
- Best student research award in the hardware discipline in the **CSE Graduate Student Honors Competition** 2019 for outstanding PhD research
- Recipient of Dwight F. Benton fellowship at University of Michigan for 2016-17
- Branch position 2 in Electrical Engineering at IIT Madras (*Silver medalist*)
- Won international 3<sup>rd</sup> place in TAU Contest at **ICCAD** 2015 for Incremental Timing Analysis
- Recipient of *best undergraduate research project* at Pan IIT Research Expo 2014
- Recipient of *Electronics for You* prize for best academic performance at the graduate level
- Won *National Award* for the Empowerment of Persons with Disabilities 2013
- Invited participant at Summer School on Formal Techniques 2018 hosted by **SRI**

PROFESSIONAL  
EXPERIENCE

*SRI International (Intern- 2020)*

*Texas Instruments (Intern- 2014)*

*Cadence Designs Systems (Intern- 2019)*

*Flexitron (Intern- 2013)*

SELECTED  
COURSES

*Advanced Algorithms*

*Advanced Compilers*

*Formal Verification*

*AI Foundations*

*Data Structures & Alg.*

*Digital Systems Testing*

TEACHING  
EXPERIENCE

*University of Michigan:*

EECS 281 Data Structures & Algorithms

*Aug - Dec 2017 & 2018*

EECS 478 Logic Synthesis & Optimization

*Jan - Apr 2018*

EECS 579 Digital System Testing

*Aug - Dec 2019*

EECS 492 Introduction to Artificial Intelligence

*Jan - Apr 2020*

*IIT Madras:*

EE 5311 Digital IC Design

*Aug - Nov 2015*

EE 5332 Mapping Signal Processing Algorithms to DSP Architectures

*Jan - May 2016*

HOBBIES

Swimming, Water Polo, Skating, Badminton, Soccer