



## CMOS Inverter – Schematic Design




CMOS Inverter schematic

Table of components for building the schematic:

Library Name	Cell Name	Properties
gpd180	pmos	$W = W_p, L = 180n$
gpd180	nmos	$W = 2u, L = 180n$



CMOS Inverter symbol




CMOS Inverter test schematic


Table of components for building the test schematic:

Library Name	Cell Name	Properties
analogLib	Vpulse	V1 = 0, V2 = 1.8, Period = 20n, Rise time = 1n, Fall time = 1n, Pulse width = 10n
analogLib	Vdc	Vdc = 1.8
analogLib	gnd	
analogLib	cap	0.1pF

Analog Simulation with spectre for inverter:



Transient Response



DC Response

Table of values to setup for different analysis:

Analysis Name	Settings	Properties
Transient	trans	Stop time = 100n, moderate
DC	<u>DC Analysis</u>	Save DC Operating point
	<u>Sweep Variable</u> Component Parameter	Component Name = Select input signal component (Vpulse) Parameter Name = dc
	<u>Sweep Range</u> Start – Stop	Start = 0, Stop 1.8

Tabulated Values of Delay:

Values of  $t_{phl}$ ,  $t_{plh}$  and  $t_{pd}$  for different geometries

Width setting	MOSFET	Width	$t_{phl}$ (ps)	$t_{plh}$ (ps)	$t_{pd}$ (ps)
$W_p = W_n$	pmos	2u	188.4	445.5	316.95
	nmos	2u			
$W_p = 3.75 W_n$	pmos	7.5u	225.4	208.4	216.9
	nmos	2u			
$W_p = 6.5 W_n$	pmos	13u	260.6	115.7	188.15
	nmos	2u			

**DC operating point values for different geometries**

<b>Width setting</b>	<b>MOSFET</b>	<b>Width</b>	<b>V<sub>in</sub> (mV)</b>	<b>V<sub>out</sub> (mV)</b>
W <sub>p</sub> = W <sub>n</sub>	pmos	2u	755.1	755.1
	nmos	2u		
W <sub>p</sub> = 3.75 W <sub>n</sub>	pmos	7.5u	901.2	901.2
	nmos	2u		
W <sub>p</sub> = 6.5 W <sub>n</sub>	pmos	13u	990.8	990.8
	nmos	2u		