

Overview

- ➤ Register Transfer Language
- Register Transfer
- Bus and Memory Transfers
- Arithmetic Micro-operations
- Logic Micro-operations
- Shift Micro-operations
- Arithmetic Logic Shift Unit

Logic Micro operations

- Logic microoperation
 - Logic microoperations consider each bit of the register separately and treat them as binary variables

```
» exam)
P: R1 \leftarrow R1 \oplus R2
1010 Content of R1
+ 1100 Content of R2
0110 Content of R1 after P=1
```

- Special Symbols
 - » Special symbols will be adopted for the logic microoperations OR(√), AND(∧), and complement(a bar on top), to distinguish them from the corresponding symbols used to express Boolean functions
 - » exam)

$$P + Q : R1 \leftarrow R2 + R3, R4 \leftarrow R5 \lor R6$$
Logic OR Arithmetic ADD

- ◆ List of Logic Microoperation
 - Truth Table for 16 functions for 2 variables : Tab. 4-5
 - 16 Logic Microoperation : Tab. 4-6

: All other Operation can be derived

Hardware Implementation

16 microoperation → Use only 4(AND, OR, XOR, Complement)

One stage of logic circuit

- is used to perform the addition of 3 bits.
- A) Half adder
- B) Full adder
- C) Both A and B
- D) None of the above

Logic Microoperations


X	Υ	F_0	F ₁	F ₂	F_3	F ₄	F ₅	F_6	F ₇	F ₈	F ₉	F ₁₀	F ₁₁	F ₁₂	F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

TABLE 4-5. Truth Table for 16 Functions of Two Variables

Boolean function	Microoperat	ion Name	Boolean function	Microoperat	ion Name
$\mathbf{F}_0 = 0$	F ← 0	Clear	$F_8 = (x+y)^{2}$	$\mathbf{F} \leftarrow \overline{\mathbf{A} \vee \mathbf{B}}$	NOR
$\mathbf{F_1} = \mathbf{xy}$	$\mathbf{F} \leftarrow \mathbf{A} \wedge \mathbf{B}$	AND	$\mathbf{F}_{0} = (\mathbf{x} \oplus \mathbf{y})^{\mathbf{y}}$		Ex-NOR
$\mathbf{F}_2 = \mathbf{x}\mathbf{y}'$	$\mathbf{F} \leftarrow \mathbf{A} \wedge \overline{\mathbf{B}}$		$\mathbf{F}_{10} = \mathbf{y}'$	$\mathbf{F} \leftarrow \overline{\mathbf{B}}$	Compl-B
$\mathbf{F}_3 = \mathbf{x}$	$\mathbf{F} \leftarrow \underline{\mathbf{A}}$	Transfer A	$\mathbf{F}_{11} = \mathbf{x} + \mathbf{y}'$	$\mathbf{F} \leftarrow \mathbf{A} \vee \mathbf{B}$	
$\mathbf{F}_4 = \mathbf{x'y}$	$\mathbf{F} \leftarrow \overline{\mathbf{A}} \wedge \mathbf{B}$		$\mathbf{F}_{12} = \mathbf{x}'$	$\mathbf{F} \leftarrow \overline{\mathbf{A}}$	Compl-A
$\mathbf{F}_5 = \mathbf{y}$	$\mathbf{F} \leftarrow \mathbf{B}$	Transfer B	$F_{13}^{12} = x' + y$	$\mathbf{F} \leftarrow \overline{\mathbf{A}} \vee \mathbf{B}$	•
$\mathbf{F}_6 = \mathbf{x} \oplus \mathbf{y}$	$\mathbf{F} \leftarrow \mathbf{A} \oplus \mathbf{B}$	Ex-OR	$\mathbf{F}_{14}^{13} = (\mathbf{x}\mathbf{y})'$	$\mathbf{F} \leftarrow \overline{\mathbf{A} \wedge \mathbf{B}}$	NAND
$\mathbf{F}_7 = \mathbf{x} + \mathbf{y}$	$\mathbf{F} \leftarrow \mathbf{A} \vee \mathbf{B}$	OR	$F_{15}^{14} = 1$	F ← all 1's	set to all 1's

TABLE 4-6. Sixteen Logic Microoperations

Hardware Implementation



Function table

$S_1 S_0$	Output	μ-operation
0 0	F = A ∧ B	AND
0 1	F = A ∨ B	OR
1 0	F = A ⊕ B	XOR
1 1	F = A'	Complement

- Logic microoperations can be used to manipulate individual bits or a portions of a word in a register
- Consider the data in a register A. In another register, B, is bit data that will be used to modify the contents of A

> Clear

> Insert

Compare

$$A \leftarrow A + B$$

$$A \leftarrow A \oplus B$$

$$A \leftarrow A \bullet B'$$

$$A \leftarrow A \bullet B$$

$$A \leftarrow A \oplus B$$

$$A \leftarrow (A \bullet B) + C$$

$$A \leftarrow A \oplus B$$

 How many Multiplexers and flip flops are required to design a 3-bit Arithmetic circuit?

- A) 3 Mux and 2 flip flops
- B) 2 Mux and 2 flip flops
- C) 3 Mux and 3 flip flops
- D) 2 Mux and 3 flip flops

1. In a selective set operation, the bit pattern in B is used to set certain bits in A

1100
$$A_t$$

1010 B
1110 A_{t+1} $(A \leftarrow A + B)$

If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value

2. In a <u>selective complement</u> operation, the bit pattern in B is used to complement certain bits in A

$$0110 A_{t+1} (A \leftarrow A \oplus B)$$

If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged

3. In a <u>selective clear</u> operation, the bit pattern in B is used to *clear* certain bits in A

$$0 1 0 0 A_{t+1} (A \leftarrow A \cdot B')$$

If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged

4. In a mask operation, the bit pattern in B is used to clear certain bits in A

1000
$$A_{t+1}$$
 $(A \leftarrow A \cdot B)$

If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged

5. In a <u>clear</u> operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A

1100 A_t

1010 B

 $0 1 1 0 \quad A_{t+1} \qquad (A \leftarrow A \oplus B)$

6. An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged

This is done as

- A mask operation to clear the desired bit positions, followed by
- An OR operation to introduce the new bits into the desired positions
- Example
 - Suppose you wanted to introduce 1010 into the low order four bits of A:

```
    1101 1000 1011 0001 A (Original)
    1101 1000 1011 1010 A (Desired)
```

```
    1101 1000 1011 0001 A (Original)
    1111 1111 1111 0000 Mask
    1101 1000 1011 0000 A (Intermediate)
    0000 0000 0000 1010 Added bits
    1101 1000 1011 1010 A (Desired)
```