

# Unit 1 : Basics of Digital Electronics

---

- Introduction
- Decoder
- Encoder
- Multiplexers
- Demultiplexer
- Registers

## 2-2 Decoder/Encoder

### ■ Decoder


- ◆ A combinational circuit that converts binary information from the  $n$  coded inputs to a maximum of  $2^n$  unique outputs
- ◆  $n$ -to- $m$  line decoder =  $n \times m$  decoder
  - $n$  inputs,  $m$  outputs
- ◆ If the  $n$ -bit coded information has unused bit combinations, the decoder may have less than  $2^n$  outputs
  - $m \leq 2^n$

### ■ 3-to-8 Decoder

- ◆ A Binary-to-octal conversion
- ◆ Logic Diagram : *Fig. 2-1*
- ◆ Truth Table : *Tab. 2-1*
- ◆ Commercial decoders include one or more Enable Input(E)

Enable	Inputs			Outputs							
E	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

*Tab. 2-1 Truth table for 3-to-8 Decoder*



## 2-2 Decoder/Encoder


### ■ NAND Gate Decoder

- ◆ Constructed with NAND instead of AND gates
- ◆ Logic Diagram/Truth Table : *Fig. 2-2*

*Fig. 2-2 2-to-4 Decoder with NAND gates*

Enable Input		Output			
E	A1 A0	D0	D1	D2	D3
0	0 0	0	1	1	1
0	0 1	1	0	1	1
0	1 0	1	1	0	1
0	1 1	1	1	1	0
1	x x	1	1	1	1

(a) Truth Table



(b) Logic Diagram

### ■ Decoder Expansion

- ◆ Constructed decoder : *Fig. 2-3*
- ◆ 3 X 8 Decoder constructed with two 2 X 4 Decoder

### ■ Encoder


- ◆ Inverse Operation of a decoder
- ◆  $2^n$  input, n output
- ◆ Truth Table : *Tab. 2-2*

#### ● 3 OR Gates Implementation

- »  $A0 = D1 + D3 + D5 + D7$
- »  $A1 = D2 + D3 + D6 + D7$
- »  $A2 = D4 + D5 + D6 + D7$

*Tab. 2-2 Truth Table for Encoder*

Inputs								Outputs		
D7	D6	D5	D4	D3	D2	D1	D0	A2	A1	A0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1



*Fig. 2-3 A 3-to-8 Decoder constructed with two 2-to-4 Decoder*

- Encoder and decoder are the examples of .....?

A) Sequential Circuits

B) Combinational Circuits




## 2-3 Multiplexers

### ■ Multiplexer(Mux)

- ◆ A combinational circuit that receives binary information from one of  $2^n$  input data lines and directs it to a single output line
- ◆ A  $2^n$ -to 1 multiplexer has  $2^n$  input data lines and  $n$  input selection lines(Data Selector)
- ◆ 4-to-1 multiplexer Diagram : *Fig. 2-4*
- ◆ 4-to-1 multiplexer Function Table : *Tab. 2-3*

*Tab. 2-3 Function Table for  
4-to-1 line Multiplexer*

Select		Output
S1	S0	Y
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$



*Fig. 2-4 4-to-1 Line Multiplexer*


### ■ Quadruple 2-to-1 Multiplexer

- ◆ Quadruple 2-to-1 Multiplexer : *Fig. 2-5*

*Fig. 2-5 Quadruple 2-to-1  
line Multiplexer*


Select		Output
E	S	Y
0	0	All 0's
1	0	A
1	1	B

*(a) Function Table*




*(b) Block Diagram*

## 2-3 Multiplexers



*Fig A. Combinational logic diagram with four  $2 \times 1$  multiplexer*



$E \rightarrow$  Data input  
 $S_0, S_1 \rightarrow$  Select Data

*Fig B. Demultiplexer*

A **Demultiplexer**, sometimes abbreviated **DMUX** is a circuit that has one input and more than one output. It is used when a circuit wishes to send a signal to one of many devices

- Suppose a MUX is having 16 input lines. How many selection input lines are required?

A) 2

B) 3

C) 4

D) 5