



# Direct Memory Access

- \* Block of data transfer from high speed devices, Drum, Disk, Tape
- \* DMA controller - Interface which allows I/O transfer directly between Memory and Device, freeing CPU for other tasks
- \* CPU initializes DMA Controller by sending memory address and the block size (number of words)

## CPU bus signals for DMA transfer



## Block diagram of DMA controller



# DMA I/O Operation

## Starting an I/O

- CPU executes instruction to
  - Load Memory Address Register
  - Load Word Counter
  - Load Function(Read or Write) to be performed
  - Issue a GO command

Upon receiving a GO Command DMA performs I/O operation as follows independently from CPU

## Input

- [1] Input Device  $\leftarrow$  R (Read control signal)
- [2] Buffer(DMA Controller)  $\leftarrow$  Input Byte; and  
assembles the byte into a word until word is full
- [4] M  $\leftarrow$  memory address, W(Write control signal)
- [5] Address Reg  $\leftarrow$  Address Reg + 1; WC(Word Counter)  $\leftarrow$  WC - 1
- [6] If WC = 0, then Interrupt to acknowledge done, else go to [1]

## Output

- [1] M  $\leftarrow$  M Address, R  
M Address R  $\leftarrow$  M Address R + 1, WC  $\leftarrow$  WC - 1
- [2] Disassemble the word
- [3] Buffer  $\leftarrow$  One byte; Output Device  $\leftarrow$  W, for all disassembled bytes
- [4] If WC = 0, then Interrupt to acknowledge done, else go to [1]

# Cycle Stealing

**While DMA I/O takes place, CPU is also executing instructions**

**DMA Controller and CPU both access Memory -> Memory Access Conflict**

**Memory Bus Controller**

- Coordinating the activities of all devices requesting memory access
- Priority System


**Memory accesses by CPU and DMA Controller are interwoven,  
with the top priority given to DMA Controller**

**-> Cycle Stealing**

**Cycle Steal**

- CPU is usually much faster than I/O(DMA), thus  
CPU uses the most of the memory cycles
- DMA Controller steals the memory cycles from CPU
- For those stolen cycles, CPU remains idle
- For those slow CPU, DMA Controller may steal most of the memory  
cycles which may cause CPU remain idle long time


# DMA Transfer



# I/O Processor - Channel

## Channel

- Processor with direct memory access capability that communicates with I/O devices
- Channel accesses memory by cycle stealing
- Channel can execute a Channel Program
  - Stored in the main memory
  - Consists of Channel Command Word(CCW)
  - Each CCW specifies the parameters needed by the channel to control the I/O devices and perform data transfer operations
- CPU initiates the channel by executing an channel I/O class instruction and once initiated, channel operates independently of the CPU



# Channel CPU Communication

